您的位置：维库电子市场网 > Datasheet > ADSP-2184N

ADSP-2184N Datasheet

  • ADSP-2184N

  • Analog Devices [DSP Microcomputer]

  • 1458.04KB

  • AD

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

ADSP-218xN Series
Target System Interface Signals
1
GND
3
EBG
5
EBR
7
KEY (NO PIN)
2
BG
4
BR
6
EINT
8
ELIN
10
ECLK
12
EMS
14
ERESET
When the EZ-ICE board is installed, the performance on
some system signals changes. Design the system to be com-
patible with the following system interface signal changes
introduced by the EZ-ICE board:
鈥?EZ-ICE emulation introduces an 8 ns propagation
delay between the target circuitry and the DSP on the
RESET signal.
鈥?EZ-ICE emulation introduces an 8 ns propagation
delay between the target circuitry and the DSP on the BR
signal.
鈥?EZ-ICE emulation ignores RESET and BR, when
single-stepping.
鈥?EZ-ICE emulation ignores RESET and BR when in
Emulator Space (DSP halted).
鈥?EZ-ICE emulation ignores the state of target BR in certain
modes. As a result, the target system may take control of
the DSP鈥檚 external memory bus only if bus grant (BG) is
asserted by the EZ-ICE board鈥檚 DSP.
9
ELOUT
11
EE
RESET
13
TOP VIEW
Figure 15. Target Board Connector for EZ-ICE
Pin spacing should be 0.1 0.1 inches. The pin strip header
must have at least 0.15 inch clearance on all sides to accept
the EZ-ICE probe plug.
Pin strip headers are available from vendors such as 3M,
McKenzie, and Samtec.
Target Memory Interface
For the target system to be compatible with the EZ-ICE
emulator, it must comply with the memory interface guide-
lines listed below.
PM, DM, BM, IOM, and CM
Design the Program Memory (PM), Data Memory (DM),
Byte Memory (BM), I/O Memory (IOM), and Composite
Memory (CM) external interfaces to comply with worst-
case device timing requirements and switching characteris-
tics as specified in this data sheet. The performance of the
EZ-ICE may approach published worst-case specification
for some memory access timing requirements and switching
characteristics.
Note:
If the target does not meet the worst-case chip spec-
ification for memory access parameters, the circuitry may
not be able to be emulated at the desired CLKIN frequency.
Depending on the severity of the specification violation, the
system may be difficult to manufacture, as DSP compo-
nents statistically vary in switching characteristic and timing
requirements, within published limits.
Restriction:
All memory strobe signals on the ADSP-
218xN (RD, WR, PMS, DMS, BMS, CMS, and IOMS)
used in the target system must have 10 k pull-up resistors
connected when the EZ-ICE is being used. The pull-up
resistors are necessary because there are no internal pull-
ups to guarantee their state during prolonged three-state
conditions resulting from typical EZ-ICE debugging ses-
sions. These resistors may be removed when the EZ-ICE is
not being used.
鈥?0鈥?/div>
REV. 0

ADSP-2184N PDF文件相关型号

ADSP-2185NKCA-320,ADSP-2186NKCA-320,ADSP-2187N,ADSP-2188N,ADSP-2189N

ADSP-2184N相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！