ADSP-2184N Datasheet

  • ADSP-2184N

  • Analog Devices [DSP Microcomputer]

  • 1458.04KB

  • AD

扫码查看芯片数据手册

上传产品规格书

PDF预览

ADSP-218xN Series
Clock Signals and Reset
Table 15. Clock Signals and Reset
Parameter
Min
Max
Unit
Timing Requirements:
t
CKI
CLKIN Period
t
CKIL
CLKIN Width Low
t
CKIH
CLKIN Width High
Switching Characteristics:
t
CKL
CLKOUT Width Low
CLKOUT Width High
t
CKH
t
CKOH
CLKIN High to CLKOUT High
Control Signals Timing Requirements:
t
RSP
RESET Width Low
t
MS
Mode Setup before RESET High
t
MH
Mode Hold after RESET High
1
25
8
8
0.5t
CK
鈥?3
0.5t
CK
鈥?3
0
5t
CK
1
7
5
40
ns
ns
ns
ns
ns
ns
ns
ns
ns
8
Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles, assuming stable CLKIN (not including
crystal oscillator start-up time).
t
CKI
t
CKIH
CLKIN
t
CKIL
t
CKOH
t
CKH
CLKOUT
t
CKL
MODE A D
t
MS
RESET
t
MH
t
RSP
Figure 24. Clock Signals and Reset
REV. 0
鈥?7鈥?/div>

ADSP-2184N PDF文件相关型号

ADSP-2185NKCA-320,ADSP-2186NKCA-320,ADSP-2187N,ADSP-2188N,ADSP-2189N

ADSP-2184N相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!