Am29LV400B-120SCB Datasheet

IC型号：
Am29LV400B-120SCB
PDF描述：
Advanced Micro Devices [4 Megabit (512 K x 8-Bit/256 K x 16...
文件大小：
483.89KB
芯片厂家：
AMD

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

PRELIMINARY

WRITE OPERATION STATUS

The device provides several bits to determine the sta-

tus of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7,

and RY/BY#. Table 6 and the following subsections de-

scribe the functions of these bits. DQ7, RY/BY#, and

DQ6 each offer a method for determining whether a

program or erase operation is complete or in progress.

These three bits are discussed first.

Table 6 shows the outputs for Data# Polling on DQ7.

Figure 4 shows the Data# Polling algorithm.

START

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host sys-

tem whether an Embedded Algorithm is in progress or

completed, or whether the device is in Erase Suspend.

Data# Polling is valid after the rising edge of the final

WE# pulse in the program or erase command se-

quence.

During the Embedded Program algorithm, the device

outputs on DQ7 the complement of the datum pro-

grammed to DQ7. This DQ7 status also applies to pro-

gramming during Erase Suspend. When the

Embedded Program algorithm is complete, the device

outputs the datum programmed to DQ7. The system

must provide the program address to read valid status

information on DQ7. If a program address falls within a

protected sector, Data# Polling on DQ7 is active for ap-

proximately 1

碌s,

then the device returns to reading

array data.

During the Embedded Erase algorithm, Data# Polling

produces a 鈥?鈥?on DQ7. When the Embedded Erase al-

gorithm is complete, or if the device enters the Erase

Suspend mode, Data# Polling produces a 鈥?鈥?on DQ7.

This is analogous to the complement/true datum output

described for the Embedded Program algorithm: the

erase function changes all the bits in a sector to 鈥?鈥?

prior to this, the device outputs the 鈥渃omplement,鈥?or

鈥?.鈥?The system must provide an address within any of

the sectors selected for erasure to read valid status in-

formation on DQ7.

After an erase command sequence is written, if all sec-

tors selected for erasing are protected, Data# Polling

on DQ7 is active for approximately 100

碌s,

then the de-

vice returns to reading array data. If not all selected

sectors are protected, the Embedded Erase algorithm

erases the unprotected sectors, and ignores the se-

lected sectors that are protected.

When the system detects DQ7 has changed from the

complement to true data, it can read valid data at DQ7鈥?/div>

DQ0 on the

following

read cycles. This is because DQ7

may change asynchronously with DQ0鈥揇Q6 while

Output Enable (OE#) is asserted low. Figure 18, Data#

Polling Timings (During Embedded Algorithms), in the

鈥淎C Characteristics鈥?section illustrates this.

Read DQ7鈥揇Q0

Addr = VA

DQ7 = Data?

Yes

DQ5 = 1?

Yes

Read DQ7鈥揇Q0

Addr = VA

DQ7 = Data?

Yes

FAIL

PASS

Notes:

1. VA = Valid address for programming. During a sector

erase operation, a valid address is an address within any

sector selected for erasure. During chip erase, a valid

address is any non-protected sector address.

2. DQ7 should be rechecked even if DQ5 = 鈥?鈥?because

DQ7 may change simultaneously with DQ5.

20514C-8

Figure 4.

Data# Polling Algorithm

Am29LV400

prev next

Am29LV400B-120SCB PDF文件相关型号

Am29LV400B-90REC,Am29LV400B-90REE,Am29LV400B-90REI,Am29LV400B-90RFC,Am29LV400B-90RFE,Am29LV400B-90RFI,Am29LV400T-150SE,Am29LV400T-150SI,Am29LV400T-150SIB,Am29LV400T-90REC,Am29LV400T-90RECB,Am29LV400T-90REE,Am29LV400T-90RFE

Am29LV400B-120SCB相关型号PDF文件下载

型号

版本

描述

厂商

下载
AM290

英文版

Analog IC

ETC

AM290
AM291

英文版

Analog IC

ETC

AM291
AM292

英文版

Analog IC

ETC

AM292
AM2904

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD

AM2904
AM2904

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD [Advan...

AM2904
AM2914

英文版

Eight-Bit AM29116 I/O Support

AMD

AM2914
AM2914

英文版

Eight-Bit AM29116 I/O Support

AMD [Advan...

AM2914
AM2918

英文版

MICROPROGRAM SEQUENCER BLOCK DIAGRAM

AMD

AM2918
AM2918

英文版

MICROPROGRAM SEQUENCER BLOCK DIAGRAM

AMD [Advan...

AM2918
AM2922

英文版

Eight Input multiplexer with Control Register

AMD

AM2922
AM2922

英文版

Eight Input multiplexer with Control Register

AMD [Advan...

AM2922
AM2925

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD

AM2925
AM2925

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD [Advan...

AM2925
AM2940

英文版

DMA ADDRESS GENERATOR

ETC

AM2940
AM2940

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD

AM2940
AM2940

英文版

DMA ADDRESS GENERATOR

ETC [ETC]

AM2940
AM2942

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD

AM2942
AM2942

英文版

A High-Performance 8-Bit Slice Microprogram Sequencer

AMD [Advan...

AM2942
AM2946

英文版

Octal Three-State Bidirectional Bus Transceiver

ETC

AM2946
AM2946

英文版

Octal Three-State Bidirectional Bus Transceiver

ETC [ETC]

AM2946

Am29LV400B-120SCB Datasheet

PDF预览

Am29LV400B-120SCB PDF文件相关型号

Am29LV400B-120SCB相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

Am29LV400B-120SCB Datasheet

PDF预览

Am29LV400B-120SCB PDF文件相关型号

Am29LV400B-120SCB相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X