Am29LV400B-120SCB Datasheet

  • Am29LV400B-120SCB

  • Advanced Micro Devices [4 Megabit (512 K x 8-Bit/256 K x 16...

  • 483.89KB

  • AMD

扫码查看芯片数据手册

上传产品规格书

PDF预览

PRELIMINARY
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location.
The register is composed of latches that store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
Table 1.
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Am29LV400 Device Bus Operations
DQ8鈥揇Q15
Operation
Read
Write
Standby
Output Disable
Reset
Temporary Sector Unprotect
CE#
L
L
V
CC
0.3 V
L
X
X
OE# WE# RESET#
L
H
X
H
X
X
H
L
X
H
X
X
H
H
V
CC
0.3 V
H
L
V
ID
Addresses
(See Note)
A
IN
A
IN
X
X
X
A
IN
DQ0鈥?/div>
DQ7
D
OUT
D
IN
High-Z
High-Z
High-Z
D
IN
BYTE#
= V
IH
D
OUT
D
IN
High-Z
High-Z
High-Z
D
IN
BYTE#
= V
IL
DQ8鈥揇Q14 = High-Z,
DQ15 = A-1
High-Z
High-Z
High-Z
High-Z
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 12.0
0.5 V, X = Don鈥檛 Care, A
IN
= Addresses In, D
IN
= Data In, D
OUT
= Data Out
Note:
Addresses are A17:A0 in word mode (BYTE# = V
IH
), A17:A-1 in byte mode (BYTE# = V
IL
).
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15鈥揇Q0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic 鈥?鈥? the device is in
word configuration, DQ15鈥揇Q0 are active and control-
led by CE# and OE#.
If the BYTE# pin is set at logic 鈥?鈥? the device is in byte
configuration, and only data I/O pins DQ0鈥揇Q7 are ac-
tive and controlled by CE# and OE#. The data I/O pins
DQ8鈥揇Q14 are tri-stated, and the DQ15 pin is used as
an input for the LSB (A-1) address function.
microprocessor read cycles that assert valid addresses
on the device address inputs produce valid data on the
device data outputs. The device remains enabled for
read access until the command register contents are
altered.
See 鈥淩eading Array Data鈥?for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to Figure 12 for the timing diagram. I
CC1
in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V
IL
, and OE# to V
IH
.
For program operations, the BYTE# pin determines
whether the device accepts program data in bytes or
words. Refer to 鈥淲ord/Byte Configuration鈥?for more in-
formation.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Tables 2 and 3 indicate the
address space that each sector occupies. A 鈥渟ector ad-
dress鈥?consists of the address bits required to uniquely
select a sector. The 鈥淐ommand Definitions鈥?section
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
. The BYTE# pin determines
whether the device outputs array data in words or
bytes.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory con-
tent occurs during the power transition. No command is
necessary in this mode to obtain array data. Standard
Am29LV400
8

Am29LV400B-120SCB PDF文件相关型号

Am29LV400B-90REC,Am29LV400B-90REE,Am29LV400B-90REI,Am29LV400B-90RFC,Am29LV400B-90RFE,Am29LV400B-90RFI,Am29LV400T-150SE,Am29LV400T-150SI,Am29LV400T-150SIB,Am29LV400T-90REC,Am29LV400T-90RECB,Am29LV400T-90REE,Am29LV400T-90RFE

Am29LV400B-120SCB相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD [Advan...
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD [Advan...
  • 英文版
    Eight Input multiplexer with Control Register
    AMD
  • 英文版
    Eight Input multiplexer with Control Register
    AMD [Advan...
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    DMA ADDRESS GENERATOR
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    DMA ADDRESS GENERATOR
    ETC [ETC]
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC [ETC]

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!