您的位置：维库电子市场网 > Datasheet > CS8404A-CS

CS8404A-CS Datasheet

  • CS8404A-CS

  • Cirrus Logic [96KHZ DIGITAL AUDIO TRANSMITTER]

  • 358.44KB

  • CIRRUS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS8403A CS8404A
SDATA
SCK
FSYNC
D[0:7]
A[0:3]
CS
RD/WR
8
6
7
Serial
Port
Logic
1-4,21-24
9-13
Audio
Aux
C Bits
Biphase
Mark
Encoder
Mux
U Bits
Timing
20
17
14
16
Control
and Flags
4X8
Interrupt
Control
Read
Address
Generator
Buffer
Memory
28 X 8
Line
Driver
TXP
TXN
CRC
INT
15
Validity
IMCK
Preamble
Parity
Prescaler
5
MCK
Figure 4. CS8403A Block Diagram
the transmit pointer in the buffer memory. These
flags may be used to avoid contention between the
transmit pointer reading the data and the user up-
dating the buffer memory. Besides indicating the
byte location being transmitted, the flags indicate
the block of memory the part is currently address-
ing, thereby telling the user which block is free to
be written. Each flag has a corresponding mask bit
(control register1) which, when set, allows a transi-
tion on the flag to generate a pulse on the interrupt
pin. Flag 0 and flag 1 cause interrupts on both edges
whereas flag 2 causes an interrupt only on the ris-
ing edge. Timing and further explanation of the
flags can be found in the buffer memory section.
The two most significant bits of control register 1,
BKST and TRNPT, are used for Transparent Mode
operation of the CS8403A. Transparent Mode is
used for those applications where it is useful to
maintain frame alignment between the received
and transmitted audio data signals. In Transparent
Mode (TRNPT="1") the MCK, FSYNC, SCK and
SDATA inputs of the CS8403A can be connected
to their corresponding outputs of the CS8413. In
Transparent Mode, FSYNC synchronizes the trans-
mitter and the receiver. The data delay through the
DS239PP1
CS8403A is set so that three frame delays occur
from the input of the CS8413 to the output of the
CS8403A. In Transparent Mode, 32 SCKs are re-
quired per subframe.
Channel status block alignment between the
CS8413 and the CS8403A is accomplished by set-
ting BKST high at the occurrence of the Flag 2 ris-
ing edge of the CS8413. If FSYNC is a left/right
signal, BKST is sampled once per frame; if
FSYNC is a word clock, BKST is sampled once per
subframe. A low to high transition of BKST (based
on two successive internal samples) resets the
channel status block boundary to the beginning.
Control register 2, shown in Figure 8, contains var-
ious system level functions. The two most signifi-
cant bits, M1 and M0, select the frequency at the
MCK pin as shown in Table 1. As an example, if
the audio sample frequency is 44.1 kHz and M0
and M1 are both zero, MCK would then be 128x
the audio sample rate or 5.6448 MHz. The next bit
(5) in control register 2, V, indicates the validity of
the current audio sample. According to the digital
audio specifications, V=0 signifies that the audio
signal is suitable for conversion to analog. B1 and
9

CS8404A-CS相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！