LMH1982SQ Datasheet

  • LMH1982SQ

  • National Semiconductor [Multi-Rate Video Clock Generator wi...

  • 504.42KB

  • NSC

扫码查看芯片数据手册

上传产品规格书

PDF预览

LMH1982
Connection Diagram
30052402
Top View
Pin Descriptions
Pin No.
鈥?/div>
1
2, 10, 18, 22, 26, 30
3, 21, 27, 28, 32
4
5
6
7
8
9
11
12
13
14
15
16
17
19, 20
23, 24
25
29
31
Pin Name
DAP
VC_FREERUN
GND
V
DD
HREF_A
VREF_A
REF_SEL
HREF_B
VREF_B
DV
DD
SDA
SCL
I
2
C_ENABLE
GENLOCK
RESET
NO_REF
NO_LOCK
HD_CLK, HD_CLK
SD_CLK, SD_CLK
TOF
VCXO
LPF
I/O
鈥?/div>
I
鈥?/div>
鈥?/div>
I
I
I
I
I
鈥?/div>
I/O
I
I
I
I
O
O
O
O
O
I
O
Signal Level
Supply
Analog
Supply
Supply
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Supply
I
2
C
I
2
C
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVDS
LVDS
LVCMOS
LVCMOS
Analog
Pin Description
Die Attach Pad (Connect to GND)
Free Run Control Voltage Input
Ground
3.3V Supply
H sync Input, Reference A
V sync Input, Reference A
Reference Select
1, 2
H sync Input, Reference B
V sync Input, Reference B
2.5V Supply
I
2
C Data
3
I
2
C Clock
3
I
2
C Enable
Mode Select
4
Device Reset
Reference Status Flag
Lock Status Flag
HD Clock Output
SD Clock Output
Top of Frame Pulse
VCXO Clock Input
VCXO PLL Loop Filter
Notes
1. To control reference selection via the REF_SEL input pin instead of the I
2
C interface (default), program I
2
C_RSEL = 0 (register 00h).
2. To override reference control via pin 6 and instead use pin 6 as an logic pulse input for output alignment initialization, program PIN6_OVRD = 1 (register 02h).
Consequently, reference selection must be controlled via I
2
C, and the TOF_INIT bit (register 0Ah) will be ignored.
3. SDA and SCL pins each require a 4.7k鈩?/div>
(typ.)
pull-up resistor to the V
DD
supply.
4. To control mode selection via the GENLOCK input pin instead of the I
2
C interface (default), program I
2
C_GNLK = 0 (register 00h).
3
www.national.com

LMH1982SQ相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!