LMX2515LQ0701 Datasheet

  • LMX2515LQ0701

  • National Semiconductor [PLLatinum⑩ Frequency Synthesizer S...

  • 251.97KB

  • NSC

扫码查看芯片数据手册

上传产品规格书

PDF预览

LMX2515
Functional Description
CE pin
HIGH
HIGH
LOW
LOW
VCO SELECTION
RF_PD Bit
0
1
0
1
(Continued)
TABLE 1. Power Down Modes
Mode
Active
Not Active
Not Active
Not Active
LOCK DETECT MODE
The LD output can be used to indicate the lock status of the
PLL. Bit 6 in Register R1 determines the signal that appears
on the LD pin. When the PLL is not locked, the LD pin
remains LOW. After obtaining phase lock, the LD pin will
have a logical HIGH level. The LD output is always low when
the LD register bit is 0 and in power down mode.
TABLE 3. Lock Detect Modes
LD Bit
0
1
Mode
Disable (GND)
Enable
The RF_SEL bit must be used to select the RF VCO output.
When using the LMX2515LQ0701 the RF_SEL bit must be
set to "0". When using the LMX2515LQ1321 the RF_SEL bit
must be set to "1".
TABLE 2. VCO Selection
RF_SEL Bit
0
1
Mode
LMX2515LQ0701
LMX2515LQ1321
TABLE 4. Lock Detect Logic
RF-PLL Section
Locked
Not Locked
LD Output
HIGH
LOW
20068808
FIGURE 2. Lock Detect Timing Diagram Waveform
(Notes 13, 14, 15, 16, 17)
Note 13:
LD output becomes low when the phase error is larger than t
W2
.
Note 14:
LD output becomes high when the phase error is less than t
W1
for
four or more consecutive cycles.
Note 15:
Phase Error is measured on leading edge. Only errors greater than
t
W1
and t
W2
are labeled.
Note 16:
t
W1
is 5 ns for LMX2515LQ1321 and 10 ns for LMX2515LQ0701.
t
W2
is 10 ns for both devices.
Note 17:
The lock detect comparison occurs with every 64
th
cycle of f
R
and
f
N
www.national.com
10

LMX2515LQ0701 PDF文件相关型号

LMX2515LQ1321,LMX2515LQX0701,LMX2515LQX1321

LMX2515LQ0701相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!