LMX2515LQ0701 Datasheet

  • LMX2515LQ0701

  • National Semiconductor [PLLatinum⑩ Frequency Synthesizer S...

  • 251.97KB

  • NSC

扫码查看芯片数据手册

上传产品规格书

PDF预览

LMX2515
Functional Description
(Continued)
20068809
FIGURE 3. Lock Detect Flow Diagram
HIGH SPEED LOCK-UP MODE
Two frequency-locking modes are provided: a Normal mode
and a High Speed mode for faster lock times. The HS bit in
register R0 controls the locking mode.
TABLE 5. Lock-up Modes
HS Bit
0
1
Mode
Normal mode
High Speed mode
MICROWIRE INTERFACE
The programmable register set is accessed via the
MICROWIRE serial interface. The interface is comprised of
three signal pins: CLK, DATA, and LE (Latch Enable). Serial
data is clocked into the 24-bit shift register on the rising edge
of the clock. The last bits decode the internal control register
address. When the latch enable (LE) transitions from LOW
to HIGH, data stored in the shift registers is loaded into the
corresponding control register. The data is loaded MSB first.
11
www.national.com

LMX2515LQ0701 PDF文件相关型号

LMX2515LQ1321,LMX2515LQX0701,LMX2515LQX1321

LMX2515LQ0701相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!