您的位置：维库电子市场网 > Datasheet > AM28F020-70JI

AM28F020-70JI Datasheet

  • AM28F020-70JI

  • 2 Megabit (256 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash M...

  • 278.62KB

  • AMD

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

FLASHERASE ELECTRICAL ERASE ALGORITHM
This Flash memory device erases the entire array in
parallel. The erase time depends on V
PP
, temperature,
and number of erase/program cycles on the device. In
general, reprogramming time increases as the number
of erase/program cycles increases.
The Flasherase electrical erase algorithm employs an
interactive closed loop flow to simultaneously erase all
bits in the array. Erasure begins with a read of the mem-
ory contents. The device is erased when shipped from
the factory. Reading FFh data from the device would
immediately be followed by executing the Flashrite pro-
gramming algorithm with the appropriate data pattern.
Should the device be currently programmed, data other
than FFh will be returned from address locations.
Follow the Flasherase algorithm. Uniform and reliable
erasure is ensured by first programming all bits in the
device to their charged state (Data = 00h). This is
accomplished using the Flashrite Programming
algorithm. Erasure then continues with an initial erase
operation. Erase verification (Data = FFh) begins at
address 0000h and continues through the array to the
l a s t a dd re s s , o r u n ti l d ata o th er th an FF h i s
encountered. If a byte fails to verify, the device is
erase d agai n. W i th eac h e ra s e operati on , a n
increasing number of bytes verify to the erased state.
Typically, devices are erased in less than 100 pulses
(one second). Erase efficiency may be improved by
storing the address of the last byte that fails to verify in
a register. Following the nex t erase operation,
verification may start at the stored address location. A
total of 1000 erase pulses are allowed per reprogram
cycle, which corresponds to approximately 10 seconds
of cumulative erase time. The entire sequence of erase
and byte verification is performed with high voltage
applied to the V
PP
pin. Figure 1 illustrates the electrical
erase algorithm.
Table 4.
Bus Operations
Flasherase Electrical Erase Algorithm
Comments
Entire memory must = 00h before erasure (Note 3)
Command
Note:
Use Flashrite programming algorithm (Figure 4) for
programming.
Wait for V
PP
Ramp to V
PPH
(Note 1)
Initialize:
Addresses
PLSCNT (Pulse count)
Erase Setup
Write
Erase
Standby
Write
Standby
Read
Standby
Write
Standby
Reset
Erase-Verify (Note 2)
Data = 20h
Duration of Erase Operation (t
WHWH2
)
Address = Byte to Verify
Data = A0h
Stops Erase Operation
Write Recovery Time before Read = 6 碌s
Read byte to verify erasure
Compare output to FFh
Increment pulse count
Data = FFh, reset the register for read operations
Wait for V
PP
Ramp to V
PPL
(Note 1)
Data = 20h
Standby
Notes:
1. See AC and DC Characteristics for values of V
PP
parameters. The V
PP
power supply can be hard-wired to the device or
switchable. When V
PP
is switched, V
PPL
may be ground, no connect with a resistor tied to ground, or less than V
CC
+ 2.0 V.
2. Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written
with the read command.
3. The erase algorithm
Must Be Followed
to ensure proper and reliable operation of the device.
Am28F020
13

AM28F020-70JI相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！