AM28F020-70JI Datasheet

  • AM28F020-70JI

  • 2 Megabit (256 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash M...

  • 278.62KB

  • AMD

扫码查看芯片数据手册

上传产品规格书

PDF预览

PIN DESCRIPTION
A0鈥揂17
Address Inputs for memory locations. Internal latches
hold addresses during write cycles.
V
CC
Power supply for device operation. (5.0 V
5% or 10%)
CE
#
(E
#
)
Chip Enable active low input activates the chip鈥檚 control
logic and input buffers. Chip Enable high will deselect
the device and operates the chip in stand-by mode.
V
PP
Program voltage input. V
PP
must be at high voltage in
order to write to the command register. The command
register controls all functions required to alter the
memory array contents. Memory contents cannot be
altered when V
PP
鈮?/div>
V
CC
+2 V.
DQ0鈥揇Q7
Data Inputs during memory write cycles. Internal
latches hold data during write cycles. Data Outputs
during memory read cycles.
V
SS
Ground
WE
#
(W
#
)
Write Enable active low input controls the write function
of the command register to the memory array. The
target address is latched on the falling edge of the
Write Enable pulse and the appropriate data is latched
on the rising edge of the pulse. Write Enable high
inhibits writing to the device.
NC
No Connect-corresponding pin is not connected
internally to the die.
OE
#
(G
#
)
Output Enable active low input gates the outputs of the
device through the data buffers during memory read
cycles. Output Enable is high during command
sequencing and program/erase operations.
6
Am28F020

AM28F020-70JI相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!