CD54HC4059F3A Datasheet

  • CD54HC4059F3A

  • High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

  • 208.19KB

  • 12页

  • TI

扫码查看芯片数据手册

上传产品规格书

PDF预览

CD54HC4059, CD74HC4059
Test Circuits and Waveforms
t
r
= 6ns
t
r
C
L
CLOCK
90%
10%
t
f
C
L
t
WL
+ t
WH
=
I
fC
L
V
CC
50%
10%
t
WL
50%
50%
GND
t
WH
INVERTING
OUTPUT
t
THL
t
TLH
90%
50%
10%
t
PHL
t
PLH
INPUT
90%
50%
10%
t
f
= 6ns
V
CC
GND
NOTE: Outputs should be switching from 10% V
CC
to 90% V
CC
in
accordance with device truth table. For f
MAX
, input duty cycle = 50%.
FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
FIGURE 3. HC TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
t
r
C
L
CLOCK
INPUT
90%
10%
t
H(H)
t
f
C
L
V
CC
50%
GND
t
H(L)
V
CC
DATA
INPUT
t
SU(H)
t
TLH
90%
OUTPUT
t
PLH
t
REM
V
CC
SET, RESET
OR PRESET
t
SU(L)
t
THL
90%
50%
10%
t
PHL
50%
GND
50%
GND
IC
C
L
50pF
FIGURE 4. HC SETUP TIMES, HOLD TIMES, REMOVAL
TIME, AND PROPAGATION DELAY TIMES FOR EDGE
TRIGGERED SEQUENTIAL LOGIC CIRCUITS
6

CD54HC4059F3A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!