A82DL3244UG-70U Datasheet

  • A82DL3244UG-70U

  • Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...

  • 932.05KB

  • 60页

  • AMICC

扫码查看芯片数据手册

上传产品规格书

PDF预览

A82DL32x4T(U) Series
Hardware Data Protection
The command sequence requirement of unlock cycles for
programming or erasing provides data protection against
inadvertent writes (refer to Table 12 for command definitions).
In addition, the following hardware data protection measures
prevent accidental erasure or programming, which might
otherwise be caused by spurious system level signals during
VCC_F power-up and power-down transitions, or from
system noise.
Low VCC Write Inhibit
When VCC_F is less than V
LKO
, the device does not accept
any write cycles. This protects data during VCC_F power-up
and power-down. The command register and all internal
program/erase circuits are disabled, and the device resets to
reading array data. Subsequent writes are ignored until
VCC_F is greater than V
LKO
. The system must provide the
proper signals to the control pins to prevent unintentional
writes when VCC_F is greater than V
LKO
.
Write Pulse 鈥淕litch鈥?Protection
Noise pulses of less than 5ns (typical) on
OE
,
CE_F
or
Power-Up Write Inhibit
If
WE
=
CE_F
= V
IL
and
OE
= V
IH
during power up, the
device does not accept commands on the rising edge of
WE
.
The internal state machine is automatically reset to reading
array data on power-up.
COMMON FLASH MEMORY INTERFACE (CFI)
The Common Flash Interface (CFI) specification outlines
device and host system software interrogation handshake,
which allows specific vendor-specified software algorithms to
be used for entire families of devices. Software support can
then be device-independent, JEDEC ID-independent, and
forward- and backward-compatible for the specified flash
device families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
This device enters the CFI Query mode when the system
writes the CFI Query command, 98h, to address 55h in word
mode (or address AAh in byte mode), any time the device is
ready to read array data. The system can read CFI
information at the addresses given in Tables 8-11. To
terminate reading CFI data, the system must write the reset
command.
The system can also write the CFI query command when the
device is in the autoselect mode. The device enters the CFI
query mode, and the system can read CFI data at the
addresses given in Tables 8-11. The system must write the
reset command to return the device to the autoselect mode.
WE
do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of
OE
= V
IL
,
CE_F
= V
IH
or
WE
= V
IH
. To initiate a write cycle,
CE_F
and
WE
must be a logical zero while
OE
is a logical one.
Table 8. CFI Query Identification String
Addresses
(Word Mode)
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
Addresses
(Byte Mode)
20h
22h
24h
26h
28h
2Ah
2Ch
2Eh
30h
32h
34h
Data
0051h
0052h
0059h
0002h
0000h
0040h
0000h
0000h
0000h
0000h
0000h
Description
Query Unique ASCII string 鈥淨RY鈥?/div>
Primary OEM Command Set
Address for Primary Extended Table
Alternate OEM Command Set (00h = none exists)
Address for Alternate OEM Extended Table (00h = none exists)
PRELIMINARY (August, 2005, Version 0.0)
22
AMIC Technology, Corp.

A82DL3244UG-70U相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!