A82DL3244UG-70U Datasheet

  • A82DL3244UG-70U

  • Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...

  • 932.05KB

  • 60页

  • AMICC

扫码查看芯片数据手册

上传产品规格书

PDF预览

A82DL32x4T(U) Series
WRITE OPERATION STATUS
The device provides several bits to determine the status of a
program or erase operation: I/O
2
, I/O
3
, I/O
5
, I/O
6
, and I/O
7
.
Table 13 and the following subsections describe the function
of these bits. I/O
7
and I/O
6
each offer a method for
determining whether a program or erase operation is
complete or in progress. The device also provides a
hardware-based output signal, RY/
BY
, to determine whether
an Embedded Program or Erase operation is in progress or
has been completed.
START
Read I/O
7
-I/O
0
Address = VA
I/O
7
:
Data
Polling
The
Data
Polling bit, I/O
7
, indicates to the host system
whether an Embedded Algorithm is in progress or completed,
or whether the device is in Erase Suspend.
Data
Polling is
valid after the rising edge of the final
WE
pulse in the
program or erase command sequence.
During the Embedded Program algorithm, the device outputs
on I/O
7
the complement of the datum programmed to I/O
7
.
This I/O
7
status also applies to programming during Erase
Suspend. When the Embedded Program algorithm is
complete, the device outputs the datum programmed to I/O
7
.
The system must provide the program address to read valid
status information on I/O
7
. If a program address falls within a
protected sector,
Data
Polling on I/O
7
is active for
approximately 1碌s, then the device returns to reading array
data.
During the Embedded Erase algorithm,
Data
Polling
produces a "0" on I/O
7
. When the Embedded Erase algorithm
is complete, or if the device enters the Erase Suspend mode,
Data
Polling produces a "1" on I/O
7
. The system must
provide an address within any of the sectors selected for
erasure to read valid status information on I/O
7
.
After an erase command sequence is written, if all sectors
selected for erasing are protected,
Data
Polling on I/O
7
is
active for approximately 100碌s, then the bank returns to
reading array data. If not all selected sectors are protected,
the Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are protected.
However, if the system reads I/O
7
at an address within a
protected sector, the status may not be valid.
Just prior to the completion of an Embedded Program or
Erase operation, I/O
7
may change asynchronously with I/O
0
鈥?/div>
I/O
6
while Output Enable (
OE
) is asserted low. That is, the
device may change from providing status information to valid
data on I/O
7
. Depending on when the system samples the
I/O
7
output, it may read the status or valid data. Even if the
device has completed the program or erase operation and
I/O7 has valid data, the data outputs on I/O
0
-I/O
6
may be still
invalid. Valid data on I/O
0
-I/O
7
will appear on successive read
cycles.
Table 13 shows the outputs for
Data
Polling on I/O
7
. Figure
5 shows the
Data
Polling algorithm. Figure 19 in the AC
Characteristics section shows the
Data
Polling timing
diagram.
I/O
7
= Data ?
Yes
No
No
I/O
5
= 1?
Yes
Read I/O
7
- I/O
0
Address = VA
Yes
I/O
7
= Data ?
No
FAIL
PASS
Note :
1. VA = Valid address for programming. During a sector
erase operation, a valid address is an address within any
sector selected for erasure. During chip erase, a valid
address is any non-protected sector address.
2. I/O
7
should be rechecked even if I/O
5
= "1" because
I/O
7
may change simultaneously with I/O .
5
Figure 5. Data Polling Algorithm
PRELIMINARY
(August, 2005, Version 0.0)
30
AMIC Technology, Corp.

A82DL3244UG-70U相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82D...
    AMICC
  • 英文版
    Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A...
    AMICC [AMI...

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!