. Upon receipt of the slave address
with R/W bit set to 鈥?/div>
1
鈥? the 24XX08 issues an acknowl-
edge and transmits the 8-bit data word. The master will
not acknowledge the transfer but does generate a Stop
condition and the 24XX08 discontinues transmission
(Figure 6-1).
7.4
Noise Protection
The 24XX08 employs a V
CC
threshold detector circuit
which disables the internal erase/write logic if the V
CC
is below 1.5V at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation, even on a noisy bus.
7.2
Random Read
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, the word address must first
be set. This is accomplished by sending the word
address to the 24XX08 as part of a write operation.
Once the word address is sent, the master generates a
Start condition following the acknowledge. This
terminates the write operation, but not before the
internal address pointer is set. The master then issues
the control byte again, but with the R/W bit set to a 鈥?/div>
1
鈥?
The 24XX08 will then issue an acknowledge and trans-
mit the 8-bit data word. The master will not acknowl-
edge the transfer but does generate a Stop condition
and the 24XX08 will discontinue transmission
(Figure 6-2).
FIGURE 7-1:
CURRENT ADDRESS READ
BUS ACTIVITY
MASTER
S
T
A
R
T
S
A
C
K
N
O
A
C
K
Control
Byte
S
T
O
P
P
Data (n)
SDA LINE
BUS ACTIVITY
漏
2005 Microchip Technology Inc.
DS21710D-page 9
prev
next