Philips Semiconductors
SC16C754B
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
6.5 Interrupts
The SC16C754B has interrupt generation and prioritization (six prioritized levels of
interrupts) capability. The interrupt enable register (IER) enables each of the six types of
interrupts and the INT signal in response to an interrupt generation. The IER can also
disable the interrupt system by clearing bits 7:5 and 3:0. When an interrupt is generated,
the IIR indicates that an interrupt is pending and provides the type of interrupt through
IIR[5:0].
Table 6
summarizes the interrupt control functions.
Table 6:
IIR[5:0]
00 0001
00 0110
Interrupt control functions
Priority
level
None
1
Interrupt type
none
receiver line status
Interrupt source
none
OE, FE, PE, or BI errors occur in
characters in the RX FIFO
Interrupt reset method
none
FE, PE, BI: all erroneous
characters are read from the
RX FIFO.
OE: read LSR
00 1100
00 0100
2
2
RX time-out
RHR interrupt
stale data in RX FIFO
DRDY (data ready)
(FIFO disable)
RX FIFO above trigger level
(FIFO enable)
00 0010
3
THR interrupt
TFE (THR empty)
(FIFO disable)
TX FIFO passes above trigger level
(FIFO enable)
00 0000
01 0000
10 0000
4
5
6
modem status
Xoff interrupt
CTS, RTS
MSR[3:0] = 0
receive Xoff character(s)/special
character
read MSR
receive Xon character(s)/Read of
IIR
read IIR
or
a write to the THR
read RHR
read RHR
RTS pin or CTS pin change state from read IIR
active (LOW) to inactive (HIGH)
It is important to note that for the framing error, parity error, and break conditions, LSR[7]
generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO,
and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always
represent the error status for the received character at the top of the RX FIFO. Reading
the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of
the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros.
For the Xoff interrupt, if an Xoff 铿俹w character detection caused the interrupt, the interrupt
is cleared by an Xon 铿俹w character detection. If a special character detection caused the
interrupt, the interrupt is cleared by a read of the IIR.
9397 750 14668
漏 Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 鈥?13 June 2005
15 of 50