SC16C754BIB80 Datasheet

  • SC16C754BIB80

  • 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte...

  • 249.81KB

  • 50页

  • PHILIPS

扫码查看芯片数据手册

上传产品规格书

PDF预览

Philips Semiconductors
SC16C754B
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
Table 2:
Symbol
IOW
Pin description
鈥ontinued
Pin
LQFP64 LQFP80 PLCC68
9
11
18
I
Input/Output Write strobe (active LOW).
A LOW-to-HIGH transition
on IOW will transfer the contents of the data bus (D[7:0]) from the
external CPU to an internal register that is de铿乶ed by address bits
A[2:0] and CSA and CSD.
not connected
Type
Description
n.c.
-
1, 2, 20, 31
21, 22,
27, 40,
41, 42,
60, 61,
62, 80
33
37
-
RESET
27
I
Reset.
This pin will reset the internal registers and all the outputs.
The UART transmitter output and the receiver input will be disabled
during reset time. RESET is an active HIGH input.
Ring Indicator (active LOW).
These inputs are associated with
individual UART channels, A through D. A logic 0 on these pins
indicates the modem has received a ringing signal from the telephone
line. A LOW-to-HIGH transition on these input pins generates a
modem status interrupt, if enabled. The state of these inputs is
re铿俥cted in the modem status register (MSR).
Request to Send (active LOW).
These outputs are associated with
individual UART channels, A through D. A logic 0 on the RTS pin
indicates the transmitter has data ready and waiting to send. Writing
a logic 1 in the modem control register MCR[1] will set this pin to a
logic 0, indicating data is available. After a reset these pins are set to
a logic 1. These pins only affect the transmit and receive operations
when Auto-RTS function is enabled via the Enhanced Feature
Register (EFR[6]) for hardware 铿俹w control operation.
Receive data input.
These inputs are associated with individual
serial channel data to the SC16C754B. During the local loop-back
mode, these RX input pins are disabled and TX data is connected to
the UART RX input internally.
Receive Ready (active LOW).
RXRDY contains the wire-ORed
status of all four receive channel FIFOs, RXRDY A to RXRDY D. It
goes LOW when the trigger level has been reached or a time-out
interrupt occurs. It goes HIGH when all RX FIFOs are empty and
there is an error in RX FIFO. This pin is associated with LQFP80 and
PLCC68 packages only.
Transmit data.
These outputs are associated with individual serial
transmit channel data from the SC16C754B. During the local
loop-back mode, the TX output pin is disabled and TX data is
internally connected to the UART RX input.
Transmit Ready (active LOW).
TXRDY contains the wire-ORed
status of all four transmit channel FIFOs, TXRDY A to TXRDY D. It
goes LOW when there are a trigger level number of spaces available.
It goes HIGH when all four TX buffers are full. This pin is associated
with LQFP80 and PLCC68 packages only.
RIA
RIB
RIC
RID
RTSA
RTSB
RTSC
RTSD
63
19
30
50
5
13
36
44
78
24
38
64
7
15
47
55
8
28
42
62
14
22
48
56
I
O
RXA
RXB
RXC
RXD
RXRDY
62
20
29
51
-
77
25
37
65
34
7
29
41
63
38
I
O
TXA
TXB
TXC
TXD
TXRDY
8
10
39
41
-
10
12
50
52
35
17
19
51
53
39
O
O
9397 750 14668
漏 Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 鈥?13 June 2005
8 of 50

SC16C754BIB80 产品属性

  • 4

  • 5Mbps

  • DMA 信号传输能力、软件可选择传输速率发生器

  • 2.25V 到 5.5V

  • -40°C 到 +85°C

  • LQFP

  • 80

  • No SVHC (18-Jun-2012)

  • 异步

  • 16

  • LQFP

  • -40°C

  • 85°C

  • 5Mbps

  • 80MHz

  • 5Mbps

  • 5V

  • 5V

  • 2.5V

  • 16C754

  • 表??安装

  • 16C754

SC16C754BIB80相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!