您的位置：维库电子市场网 > Datasheet > S25FL004D0LNAI013

S25FL004D0LNAI013 Datasheet

  • S25FL004D0LNAI013

  • 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Int...

  • 792.53KB

  • 36页

  • SPANSION   SPANSION

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

A d v a n c e
I n f o r m a t i o n
address, are shifted out on Serial Data Output (SO), each bit being shifted out,
at a maximum frequency F
SCK
, during the falling edge of Serial Clock (SCK).
The instruction sequence is shown in
Figure 10.
The first byte addressed can be
at any location. The address is automatically incremented to the next higher ad-
dress after each byte of data is shifted out. The whole memory can, therefore, be
read with a single (FAST_READ) instruction. When the highest address is
reached, the address counter rolls over to 00000h, allowing the read sequence to
be continued indefinitely.
The (FAST_READ) instruction is terminated by driving Chip Select (CS#) High.
Chip Select (CS#) can be driven High at any time during data output. Any
(FAST_READ) instruction, while an Erase, Program or Write cycle is in progress,
is rejected without having any effects on the cycle that is in progress.
CS#
0
1
2
3
4
5
6
7
8
9
10
28 29 30
31 32 33
34 35 36 37 38
39
40 41
42 43 44 45
46
47
SCK
Instruction
23 22 21
24-Bit
Address
3
2
1
0
7
6
Dummy Byte
5
4
2
0
DATA OUT 1
DATA OUT 2
1
0
7
MSB
SI
SO
High Impedance
3
1
7
MSB
6
5
4
3
2
Figure 10.
Read Data Bytes at Higher Speed (FAST_READ) Instruction Sequence
Page Program (PP)
The Page Program (PP) instruction allows bytes to be programmed in the memory
(changing bits from 1 to 0). Before it can be accepted, a Write Enable (WREN)
instruction must previously have been executed. After the Write Enable (WREN)
instruction has been decoded, the device sets the Write Enable Latch (WEL).
The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low,
followed by the instruction code, three address bytes and at least one data byte
on Serial Data Input (SI). Chip Select (CS#) must be driven Low for the entire
duration of the sequence.
The instruction sequence is shown in
Figure 11.
If more than 256 bytes are sent to the device, the addressing will wrap to the
beginning of the same page, previously latched data are discarded and the last
256 data bytes are guaranteed to be programmed correctly within the same
page. If fewer than 256 Data bytes are sent to device, they are correctly pro-
grammed at the requested addresses without having any effects on the other
bytes of the same page.
Chip Select (CS#) must be driven High after the eighth bit of the last data byte
has been latched in, otherwise the Page Program (PP) instruction is not executed.
As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle
(whose duration is t
PP
) is initiated. While the Page Program cycle is in progress,
June 28, 2004 S25FL004D_00A0
S25FL Family (Serial Peripheral Interface) S25FL004D
19

S25FL004D0LNAI013相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！