您的位置：维库电子市场网 > Datasheet > S25FL004D0LNAI013

S25FL004D0LNAI013 Datasheet

  • S25FL004D0LNAI013

  • 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Int...

  • 792.53KB

  • 36页

  • SPANSION   SPANSION

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

A d v a n c e
I n f o r m a t i o n
CS#
0
SCK
1
2
3
4
5
6
7
Instruction
t
RES
SI
Deep Power Down Mode
Figure 15.
Release from Deep Power Down Instruction Sequence
Standby Mode
Release from Deep Power Down and Read Electronic Signature (RES)
Once the device has entered Deep Power Down mode, all instructions are ignored
except the RES instruction. The RES instruction can also be used to read the 8-
bit Electronic Signature of the device on the SO pin. The RES instruction always
provides access to the Electronic Signature of the device (except while an Erase,
Program or WRSR cycle is in progress), and can be applied even if DP mode has
not been entered. Any RES instruction executed while an Erase, Program or
WRSR cycle is in progress is not decoded, and has no effect on the cycle in
progress.
The device features an 8-bit Electronic Signature, whose value for the S25FL004D
is 12h. This can be read using RES instruction.
The device is first selected by driving Chip Select (CS#) Low. The instruction code
is followed by 3 dummy bytes, each bit being latched-in on Serial Data Input (SI)
during the rising edge of Serial Clock (SCK). Then, the 8-bit Electronic Signature,
stored in the memory, is shifted out on Serial Data Output (SO), each bit being
shifted out during the falling edge of Serial Clock (SCK).
The instruction sequence is shown in
Figure 16.
The Release from Deep Power Down and Read Electronic Signature (RES) is ter-
minated by driving Chip Select (CS#) High after the Electronic Signature has
been read at least once. Sending additional clock cycles on Serial Clock (SCK),
while Chip Select (CS#) is driven Low, causes the Electronic Signature to be out-
put repeatedly.
When Chip Select is driven High, the device is put in the Stand-by Power mode.
If the device was not previously in the Deep Power Down mode, the transition to
the Stand-by Power mode is immediate. If the device was previously in the Deep
Power Down mode, though, the transition to the Standby mode is delayed by
t
RES
, and Chip Select (CS#) must remain High for at lease t
RES(max)
, as specified
in Table
8.
Once in the Stand-by Power mode, the device waits to be selected, so
that it can receive, decode and execute instructions.
24
S25FL Family (Serial Peripheral Interface) S25FL004D
S25FL004D_00A0 June 28, 2004

S25FL004D0LNAI013相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！