SN65LV1023A/SN65LV1224A
10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SLLS570A 鈥?JUNE 2003 鈥?REVISED JUNE 2003
Figure 22 shows an example of multiple serializers and deserializers on the same differential bus, such as in
a backplane. This is a multipoint configuration. In this situation, the characteristic impedance of the bus can be
significantly less due to loading. Termination resistors that match the loaded characteristic impedance are
required at each end of the bus. The total load seen by the serializer in this example is 27
鈩?
ASIC
ASIC
ASIC
ASIC
54
鈩?/div>
54
鈩?/div>
Figure 22. Multiple Serializers and Deserializers on the Same Differential Bus
20
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
prev
next