SN65LV1224A Datasheet

  • SN65LV1224A

  • 10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

  • 314.16KB

  • 22页

  • TI

扫码查看芯片数据手册

上传产品规格书

PDF预览

SN65LV1023A/SN65LV1224A
10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SLLS570A 鈥?JUNE 2003 鈥?REVISED JUNE 2003
functional description (continued)
synchronization mode
The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be
accomplished in one of two ways:
D
Rapid Synchronization:
The serializer has the capability to send specific SYNC patterns consisting of six
ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the
deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC
patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid SYNC1 or
SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.
When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock
information. The deserializer LOCK output remains high while its PLL locks to the incoming data or SYNC
patterns present on the serial input. When the deserializer locks to the LVDS data, the LOCK output goes low.
When LOCK is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the
deserializer LOCK output directly to SYNC1 or SYNC2.
D
Random-Lock Synchronization:
The deserializer can attain lock to a data stream without requiring the
serializer to send special SYNC patterns. This allows the SN65LV1224A to operate in open-loop
applications. Equally important is the deserializer鈥檚 ability to support hot insertion into a running backplane.
In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore,
because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The
primary constraint on the random lock time is the initial phase relation between the incoming data and the
REFCLK when the deserializer powers up.
The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer
could enter false lock鈥攆alsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive
multitransition (RMT); see Figure 1 for RMT examples. This occurs when more than one low-high transition
takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the
data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock
exists. Upon detection, the circuitry prevents the LOCK output from becoming active until the potential false
lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the
deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary
happens each cycle. The deserializer does not go into lock until it finds a unique four consecutive cycles of data
boundary (stop/start bits) at the same position.
The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive
cycles. Then the deserializer goes out of lock and hunts for the new data boundary (stop/start bits). In the event
of loss of synchronization, the LOCK pin output goes high and the outputs (including RCLK) enter a
high-impedance state. The user鈥檚 system should monitor the LOCK pin in order to detect a loss of
synchronization. Upon detection of loss of lock, sending sync patterns for resynchronization is desirable if
reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as
previously noted.
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
3

SN65LV1224A相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX
  • 英文版
    One Channel Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX
  • 英文版
    Two Channels Direct Drive Speech Controller
    SONIX [SON...
  • 英文版
    QUADRUPLE DIFFERENTIAL LINE RECEIVERS
    TI
  • 英文版
    QUADRUPLE DIFFERENTIAL LINE RECEIVERS
    TI [Texas ...

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!