97SD3232RPME Datasheet

  • 97SD3232RPME

  • 1 Gb SDRAM 8-Meg X 32 Bit X 4-Banks

  • 745.01KB

  • 39页

  • MAXWELL

扫码查看芯片数据手册

上传产品规格书

PDF预览

1 Gb (8-Meg X 32-Bit X 4-Banks) SDRAM
Operation of the SDRAM
The following section shows operation examples of 97SD3232.
97SD3232
Note: The SDRAM should be used according to the product capability ( See Pin Description and AC
Characteristics.)
Read/Write Operations:
Bank Active:
Before executing a read or write operation, the corresponding bank and the row address must
be activated by the bank active (ACTV) command. An interval of t
RCD
is required between the bank active
command input and the following read/write command input.
Read operation:
A read operation starts when a read command is input. The output buffer becomes Low-Z
in the (CAS latency - 1) cycle after read command set. The SDRAM can perform a burst read operation.
Memory
The burst length can be set to 1, 2, 4, or 8. The start address for a burst read is specified by the column
address and the bank select address (BA0/BA1) at the read command set cycle. In a read operation, data
output starts after the number of clocks specified by the CAS latency. The CAS latency can be set to 2 or 3.
When the burst length is 1, 2, 4, or 8, the D
OUT
buffer automatically becomes High-Z at the next clock after
the successive burst-length data has been output.
The CAS latency and burst length must be specified at the mode register.
01.11.05 Rev 2
All data sheets are subject to change without notice
19
漏2005 Maxwell Technologies
All rights reserved.

97SD3232RPME相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13588313025

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!