1 Gb (8-Meg X 32-Bit X 4-Banks) SDRAM
CAS Latency = 3, Burst Length = 4
97SD3232
Recharge command Interval (same bank): To stop output data
CAS Latency = 2, Burst Length = 1, 2, 4, 8
Memory
CAS Latency = 3, Burst Length = 1, 2, 4, 8
Write command to Precharge command interval (same bank):
When the precharge command is
executed for the same bank as the write command that preceded it, the minimum interval between the two
commands is 1 clock. However, if the burst write operation is unfinished, the data must be masked by means
of DQM for assurance of the clock defined by t
DPL
.
01.11.05 Rev 2
All data sheets are subject to change without notice
31
漏2005 Maxwell Technologies
All rights reserved.