AM29LV320MB100E Datasheet

  • AM29LV320MB100E

  • 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit 3.0 Volt-onl...

  • 1335.99KB

  • 61页

  • AMD

扫码查看芯片数据手册

上传产品规格书

PDF预览

D A T A S H E E T
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
Table 1.
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device.
Table 1
lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Device Bus Operations
DQ8鈥揇Q15
Operation
Read
Write (Program/Erase)
Accelerated Program
Standby
Output Disable
Reset
Sector Group Protect
(Note 2)
Sector Group Unprotect
(Note 2)
Temporary Sector Group
Unprotect
CE#
L
L
L
V
CC
0.3 V
L
X
L
OE#
L
H
H
X
H
X
H
WE#
H
L
L
X
H
X
L
RESET#
H
H
H
V
CC
0.3 V
H
L
V
ID
WP#
ACC
Addresses
(Note 2)
A
IN
A
IN
A
IN
X
X
X
SA, A6 =L,
A3=L, A2=L,
A1=H, A0=L
SA, A6=H,
A3=L, A2=L,
A1=H, A0=L
A
IN
DQ0鈥?/div>
DQ7
D
OUT
BYTE#
= V
IH
D
OUT
BYTE#
= V
IL
DQ8鈥揇Q14
= High-Z,
DQ15 = A-1
High-Z
High-Z
High-Z
X
X
(Note 3)
(Note 3)
X
X
X
H
X
X
V
HH
H
X
X
X
(Note 4) (Note 4)
(Note 4) (Note 4)
High-Z
High-Z
High-Z
(Note 4)
High-Z
High-Z
High-Z
X
L
H
L
V
ID
H
X
(Note 4)
X
X
X
X
X
V
ID
H
X
(Note 4) (Note 4)
High-Z
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5鈥?2.5 V, V
HH
= 11.5鈥?2.5 V, X = Don鈥檛 Care, SA = Sector Address,
A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are A20:A0 in word mode; A20:A-1 in byte mode. Sector addresses are A20:A12 in both modes.
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the 鈥淪ector Group
Protection and Unprotection鈥?section.
3. If WP# = V
IL
, the first or last sector remains protected. If WP# = V
IH
, the top two or bottom two sectors will be protected or
unprotected as determined by the method described in 鈥淪ector Group Protection and Unprotection鈥? All sectors are unprotected
when shipped from the factory (The SecSi Sector may be factory protected depending on version ordered.)
4. D
IN
or D
OUT
as required by command sequence, data polling, or sector protect algorithm (see Figure 2).
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins operate in the byte or word configuration. If the
BYTE# pin is set at logic 鈥?鈥? the device is in word con-
figuration, DQ0鈥揇Q15 are active and controlled by
CE# and OE#.
If the BYTE# pin is set at logic 鈥?鈥? the device is in byte
configuration, and only data I/O pins DQ0鈥揇Q7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8鈥揇Q14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
.
10
Am29LV320MT/B
May 16, 2003

AM29LV320MB100E相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD [Advan...
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD [Advan...
  • 英文版
    Eight Input multiplexer with Control Register
    AMD
  • 英文版
    Eight Input multiplexer with Control Register
    AMD [Advan...
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    DMA ADDRESS GENERATOR
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    DMA ADDRESS GENERATOR
    ETC [ETC]
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC [ETC]

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!