您的位置：维库电子市场网 > Datasheet > EDX5116ABSE-3B-E

EDX5116ABSE-3B-E Datasheet

  • EDX5116ABSE-3B-E

  • 512M bits XDR DRAM (32M words ?16 bits)

  • 3580.77KB

  • 78页

  • ELPIDA

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

EDX5116ABSE
Write Masking
Figure 41 shows the logic used by the XDR DRAM device
when a write-masked command (WRM) is specified in a
COLM packet. This masking logic permits individual bytes of a
write data packet to be written or not written according to the
value of an eight bit write mask M[7:0].
In Figure 41, there are 16 sets of 16 bit signals forming the
D1[15:0][15:0] input bus for the Byte Mask block. These are
treated as 2x16 8-bit bytes:
D1[15][15:8]
D1[15][7:0]
...
D1[1][15:8]
D1[1][7:0]
D1[0][15:8]
Figure 41
Byte Mask Logic
S[15][7:0]
WE-MSB
[15]
1
NE
Compare
8
8
D1[15][15:8]
D1[0][7:0]
The eight bits of each byte is compared to the value in the byte
mask field (M[7:0]). If they are not equal (NE), then the corre-
sponding write enable signal (WE) is asserted and the byte is
written into the sense amplifier. If they are equal, then the cor-
responding write enable signal (WE) is deasserted and the byte
is not written into the sense amplifier.
In the example of Figure 41, a WRM command performs a
masked write of a 64 byte data packet to all the memory
devices connected to the RQ bus (and receiving the com-
mand). It is the job of the memory controller to search the 64
bytes to find an eight bit data value that is not used and place it
into the M[7:0] field. This will always be possible because there
are 256 possible 8-bit values and there are only 64 possible val-
ues used in the bytes in the data packet.
S[15][15:8]
S[0][15:8]
WE-LSB
[15]
1
NE
Compare
8
8
WE-MSB
[0]
1
NE
Compare
8
8
D1[0][15:8]
8
D1[0][15:8]
S[0][7:0]
WE-LSB
[0]
1
NE
Compare
8
8
D1[0][7:0]
8
D1[0][7:0]
8
8
8
8
8
8
8
8
M[7:0]
8
D1[15][7:0]
8
D1[15][7:0]
D1[15][15:8]
S[15:0][15:0]
16x16
8
M[7:0]
4+3
WIDTH[2:0]
SC[3:0]
Byte Mask (WR)
16x16
D1[15:0][15:0]
Dynamic Width Mux (RD)
16x16
Q[15:0][15:0]
4+3
WIDTH[2:0]
SC[3:0]
16x16
Dynamic Width Demux (WR)
16x16
D[15:0][15:0]
Note that other systems might use a data transfer size that is
different than the 64 bytes per t
CC
interval per RQ bus that is
used in the example in Figure 41.
Figure 42 shows the timing of two successive WRM com-
mands in COLM packets. The timing is identical to that of two
successive WR commands in COL packets. The one difference
Preliminary Data Sheet E0643E30 (Ver. 3.0)
52

EDX5116ABSE-3B-E相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！