您的位置：维库电子市场网 > Datasheet > ST7232AK1B1

ST7232AK1B1 Datasheet

  • ST7232AK1B1

  • 8-BIT MCU WITH 8K FLASH/ROM, ADC, 4 TIMERS, SPI, SCI INTERFA...

  • 1290.53KB

  • 154页

  • STMICROELECTRONICS   STMICROELECTRONICS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

ST7232A
MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK
(Cont鈥檇)
10.2.5 Low Power Modes
Bit 6:5 =
CP[1:0]
CPU clock prescaler
Mode
Description
These bits select the CPU clock prescaler which is
No effect on MCC/RTC peripheral.
applied in the different slow modes. Their action is
WAIT
MCC/RTC interrupt cause the device to exit
conditioned by the setting of the SMS bit. These
from WAIT mode.
two bits are set and cleared by software
ACTIVE-
HALT
No effect on MCC/RTC counter (OIE bit is
set), the registers are frozen.
MCC/RTC interrupt cause the device to exit
from ACTIVE-HALT mode.
MCC/RTC counter and registers are frozen.
MCC/RTC operation resumes when the
MCU is woken up by an interrupt with 鈥渆xit
from HALT鈥?capability.
f
CPU
in SLOW mode
f
OSC2
/ 2
f
OSC2
/ 4
f
OSC2
/ 8
f
OSC2
/ 16
CP1
0
0
1
1
CP0
0
1
0
1
HALT
10.2.6 Interrupts
The MCC/RTC interrupt event generates an inter-
rupt if the OIE bit of the MCCSR register is set and
the interrupt mask in the CC register is not active
(RIM instruction).
Interrupt Event
Time base overflow
event
Enable
Event
Control
Flag
Bit
OIF
OIE
Exit
from
Wait
Yes
Exit
from
Halt
No
1)
Bit 4 =
SMS
Slow mode select
This bit is set and cleared by software.
0: Normal mode. f
CPU
=
f
OSC2
1: Slow mode. f
CPU
is given by CP1, CP0
See
Section 8.2 SLOW MODE
and
Section 10.2
MAIN CLOCK CONTROLLER WITH REAL TIME
CLOCK AND BEEPER (MCC/RTC)
for more de-
tails.
Bit 3:2 =
TB[1:0]
Time base control
These bits select the programmable divider time
base. They are set and cleared by software.
Time Base
Counter
Prescaler f
OSC2
=4MHz f
OSC2
=8MHz
16000
4ms
8ms
20ms
50ms
2ms
4ms
10ms
25ms
32000
80000
200000
TB1
0
0
1
1
TB0
0
1
0
1
Note:
The MCC/RTC interrupt wakes up the MCU from
ACTIVE-HALT mode, not from HALT mode.
10.2.7 Register Description
MCC CONTROL/STATUS REGISTER (MCCSR)
Read/Write
Reset Value: 0000 0000 (00h
)
7
MCO
CP1
CP0
SMS
TB1
TB0
OIE
0
OIF
A modification of the time base is taken into ac-
count at the end of the current period (previously
set) to avoid an unwanted time shift. This allows to
use this time base as a real time clock.
Bit 1 =
OIE
Oscillator interrupt enable
This bit set and cleared by software.
0: Oscillator interrupt disabled
1: Oscillator interrupt enabled
This interrupt can be used to exit from ACTIVE-
HALT mode.
When this bit is set, calling the ST7 software HALT
instruction enters the ACTIVE-HALT power saving
mode
.
Bit 7 =
MCO
Main clock out selection
This bit enables the MCO alternate function on the
PF0 I/O port. It is set and cleared by software.
0: MCO alternate function disabled (I/O pin free for
general-purpose I/O)
1: MCO alternate function enabled (f
CPU
on I/O
port)
Note:
To reduce power consumption, the MCO
function is not active in ACTIVE-HALT mode.
52/154
1

ST7232AK1B1相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！