您的位置：维库电子市场网 > Datasheet > LTAEZ

LTAEZ Datasheet

  • LTAEZ

  • Linear Integrated Systems [Differential Input 16-Bit No Lat...

  • 306.93KB

  • LINEAR

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

LTC2433-1
APPLICATIO S I FOR ATIO
In addition to this gain error, an offset error term may also
appear. The offset error is proportional with the mismatch
between the source impedance driving the two input pins
IN
+
and IN
鈥?/div>
and with the difference between the input and
reference common mode voltages. While the input drive
circuit nonzero source impedance combined with the con-
verter average input current will not degrade the INL
performance, indirect distortion may result from the modu-
lation of the offset error by the common mode component
of the input signal. Thus, when using large C
IN
capacitor
values, it is advisable to carefully match the source imped-
ance seen by the IN
+
and IN
鈥?/div>
pins. When F
O
= LOW
(internal oscillator and 50Hz/60Hz notch), every 180鈩?/div>
mismatch in source impedance transforms a full-scale
common mode input signal into a differential mode input
signal of 1LSB. When F
O
is driven by an external oscillator
with a frequency f
EOSC
, every 1鈩?mismatch in source
impedance transforms a full-scale common mode input
signal into a differential mode input signal of 3.7 鈥?10
鈥?
鈥?f
EOSC
LSB. Figure 18 shows the typical offset error due to
input common mode voltage for various values of source
resistance imbalance between the IN
+
and IN
鈥?/div>
pins when
large C
IN
values are used.
3
A
2
OFFSET ERROR (LSB)
1
0
鈥?
F
鈥?
G
鈥?
0
0.5
1
F
O
= GND
T
A
= 25掳C
R
SOURCEIN
鈥?= 500鈩?/div>
C
IN
= 10碌F
1.5
2 2.5 3
V
INCM
(V)
3.5
4
4.5
5
B
C
D
E
V
CC
= 5V
REF
+
= 5V
REF
鈥?/div>
= GND
IN
+
= IN
鈥?/div>
= V
INCM
A:
鈭哛
IN
= +400鈩?/div>
B:
鈭哛
IN
= +200鈩?/div>
C:
鈭哛
IN
= +100鈩?/div>
D:
鈭哛
IN
= 0鈩?/div>
E:
鈭哛
IN
= 鈥?00鈩?/div>
F:
鈭哛
IN
= 鈥?00鈩?/div>
G:
鈭哛
IN
= 鈥?00鈩?/div>
24331 F18
Figure 18. Offset Error vs Common Mode Voltage
(V
INCM
= IN
+
= IN
鈥?/div>
) and Input Source Resistance
Imbalance (鈭哛
IN
= R
SOURCEIN
+ 鈥?R
SOURCEIN
鈥? for
Large C
IN
Values (C
IN
鈮?/div>
1碌F)
22
U
If possible, it is desirable to operate with the input signal
common mode voltage very close to the reference signal
common mode voltage as is the case in the ratiometric
measurement of a symmetric bridge. This configuration
eliminates the offset error caused by mismatched source
impedances.
The magnitude of the dynamic input current depends upon
the size of the very stable internal sampling capacitors and
upon the accuracy of the converter sampling clock. The
accuracy of the internal clock over the entire temperature
and power supply range is typically better than 0.5%. Such
a specification can also be easily achieved by an external
clock. When relatively stable resistors (50ppm/掳C) are
used for the external source impedance seen by IN
+
and
IN
鈥?/div>
, the expected drift of the dynamic current, offset and
gain errors will be insignificant (about 1% of their respec-
tive values over the entire temperature and voltage range).
Even for the most stringent applications, a one-time
calibration operation may be sufficient.
In addition to the input sampling charge, the input ESD
protection diodes have a temperature dependent leakage
current. This current, nominally 1nA (卤10nA max), results
in a small offset shift. A 15k source resistance will create
a 0LSB typical and 1LSB maximum offset voltage.
Reference Current
In a similar fashion, the LTC2433-1 samples the differen-
tial reference pins REF
+
and REF
鈥?/div>
transfering small amount
of charge to and from the external driving circuits thus
producing a dynamic reference current. This current does
not change the converter offset, but it may degrade the
gain and INL performance. The effect of this current can be
analyzed in the same two distinct situations.
For relatively small values of the external reference capaci-
tors (C
REF
< 0.01碌F), the voltage on the sampling capacitor
settles almost completely and relatively large values for
the source impedance result in only small errors. Such
values for C
REF
will deteriorate the converter offset and
gain performance without significant benefits of reference
filtering and the user is advised to avoid them.
24331fa
W
U U

LTAEZ相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • LTAEY
    英文版
    Differential Input 16-Bit No Latency DS ADC
    LINEAR
    LTAEY
  • LTAEZ
    英文版
    Linear Integrated Systems [Differential Input 16-Bit No Lat...
    LINEAR
    LTAEZ

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！