您的位置：维库电子市场网 > Datasheet > MAX115
MAX115数据手册封面

MAX115 Datasheet

  • MAX115

  • "2x4-Channel, Simultaneous- Sampling 12-Bit ADCs"

  • 215.67KB

  • Maxim

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

2x4-Channel, Simultaneous-Sampling
12-Bit ADCs
MAX115/MAX116
t
CW
CONVST
t
CONV
INT
t
CWS
CS
t
CRS
RD
t
RD
t
WR
WR
t
DA
t
DH
DATA
t
AS
t
AH
DATA IN
CH1
CH2
CH3
CH4
t
RD
t
CRH
t
CWH
t
ID
t
ACQ
Figure 4. Timing Diagram
CS
WR
A0
(LSB)
A1
acquisition time between conversions. The analog input
appears as a 10k鈩?resistor in parallel with a 16pF
capacitor for the MAX115 and as a 1M鈩?resistor in par-
allel with a 16pF capacitor for the MAX116.
Between conversions, the buffer input is connected to
channel 1 of the selected track/hold bank. When a
channel is not selected, switches S1, S2, and S3 are
placed in hold mode to improve channel-to-channel
isolation.
Digital Interface
A2
A3
Figure 5. Programming a Four-Channel Conversion, Input Mux A
Track/Holds
The MAX115/MAX116 feature four simultaneous T/Hs.
Each T/H has two multiplexed inputs. A T-switch input
configuration provides excellent hold-mode isolation.
Allow 600ns acquisition time for 12-bit accuracy.
The T/H aperture delay is typically 10ns. The 500ps
aperture-delay mismatch between the T/Hs allows the
relative phase information of up to four different inputs
to be preserved. Figure 3 shows the equivalent input
circuit, illustrating the ADC鈥檚 sampling architecture.
Only one of four T/H stages with its two multiplexed
inputs (CH_A and CH_B) is shown. All switches are in
track configuration for channel A. An internal buffer
charges the hold capacitor to minimize the required
Input data (A0鈥揂3) and output data (D0鈥揇11) are multi-
plexed on a three-state bidirectional interface. This par-
allel I/O can easily be interfaced with a microprocessor
(碌P) or DSP.
CS, WR,
and
RD
control the write and read
operations.
CS
is the standard chip-select signal, which
enables the controller to address the MAX115/MAX116
as an I/O port. When
CS
is high, it disables the
WR
and
RD
inputs and forces the interface into a high-Z state.
Figure 4 details the interface timing.
Programming Modes
The MAX115/MAX116 have eight conversion modes
plus power-down, which are programmed through a
bidirectional parallel interface. At power-up, the devices
default to the Input Mux A/Single-Channel Conversion
mode. The user can select between two banks (mux
inputs A or mux inputs B) of four simultaneous-sampled
input channels, as illustrated in Figure 2. An internal
microsequencer can be programmed to convert one to
four channels of the selected bank per sample. For a
single-channel conversion, CH1 is digitized, and then
INT
goes low to indicate completion of the conversion.
9
_______________________________________________________________________________________

MAX115 PDF文件相关型号

MAX116

MAX115相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！