MC145481 Datasheet

  • MC145481

  • 3 V PCM Codec-Fllter

  • 271.76KB

  • Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

DIGITAL SWITCHING CHARACTERISTICS, LONG FRAME SYNC AND SHORT FRAME SYNC
(VDD = 2.7 to 3.6 V, VSS = 0 V, All Digital Signals Referenced to VSS, TA = 鈥?40 to + 85掳C, CL = 150 pF, Unless Otherwise Noted)
Ref.
No.
1
Characteristics
Master Clock Frequency for MCLK
Min
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
45
50
50
鈥?/div>
鈥?/div>
50
50
64
50
50
20
80
0
50
LONG FRAME SPECIFIC TIMING
15
16
17
18
19
Hold Time from 2nd Period of BCLKT (BCLKR) Low to FST (FSR) Low
Delay Time from FST or BCLKT, Whichever is Later, to DT for Valid MSB Data
Delay Time from BCLKT High to DT for Valid Chord and Step Bit Data
Delay Time from the Later of the 8th BCLKT Falling Edge, or the Falling Edge
of FST to DT Output High Impedance
Minimum Pulse Width Low for FST or FSR
SHORT FRAME SPECIFIC TIMING
20
21
22
23
Hold Time from BCLKT (BCLKR) Low to FST (FSR) Low
Setup Time from FST (FSR) Low to MSB Period of BCLKT (BCLKR) Low
Delay Time from BCLKT High to DT Data Valid
Delay Time from the 8th BCLKT Low to DT Output High Impedance
50
50
10
10
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
60
60
ns
ns
ns
ns
50
鈥?/div>
鈥?/div>
10
50
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
60
60
60
鈥?/div>
ns
ns
ns
ns
ns
Typ
256
512
1536
1544
2048
2560
4096
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Max
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
55
鈥?/div>
鈥?/div>
50
50
鈥?/div>
鈥?/div>
4096
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Unit
kHz
1
2
3
4
5
6
7
8
9
10
11
12
13
14
MCLK Duty Cycle for 256 kHz Operation
Minimum Pulse Width High for MCLK (Frequencies of 512 kHz or Greater)
Minimum Pulse Width Low for MCLK (Frequencies of 512 kHz or Greater)
Rise Time for All Digital Signals
Fall Time for All Digital Signals
Setup Time from MCLK Low to FST High
Setup Time from FST High to MCLK Low
Bit Clock Data Rate for BCLKT or BCLKR
Minimum Pulse Width High for BCLKT or BCLKR
Minimum Pulse Width Low for BCLKT or BCLKR
Hold Time from BCLKT (BCLKR) Low to FST (FSR) High
Setup Time for FST (FSR) High to BCLKT (BCLKR) Low
Setup Time from DR Valid to BCLKR Low
Hold Time from BCLKR Low to DR Invalid
%
ns
ns
ns
ns
ns
ns
kHz
ns
ns
ns
ns
ns
ns
MC145481
14
MOTOROLA

MC145481相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    2.5V PRECISION SERIAL VOLTAGE REFERENCE
    STMicro
  • 英文版
    PRECISION LOW DRIFT VOLTAGE REFERENCES
    ONSEMI
  • 英文版
    12-Bit Binary Counter
    ON SEMICONDUCTOR
  • 英文版
    Motorola, Inc [ANALOG - TO - DIGITAL CONVERTER SUBSYSTEM]
    MOTOROLA
  • 英文版
    EIGHT-BIT MULTIPLYING DIGITAL-TO-ANALOG CNOVERTER
    MOTOROLA
  • 英文版
    8-Bit Multiplying D/A Converter - Product Preview
    ON SEMICONDUCTOR
  • 英文版
    PERIPHERAL DRIVER ARRAYS
    MOTOROLA
  • 英文版
    PERIPHERAL DRIVER ARRAYS
    MOTOROLA
  • 英文版
    PERIPHERAL DRIVER ARRAYS
    ONSEMI
  • 英文版
    ON Semiconductor
  • 英文版
    Motorola, Inc [DUAL DIFFERENTIAL COMPARATOR]
    MOTOROLA
  • 英文版
    High Voltage High Current Darlington Transistor Arrays
  • 英文版
    Motorola, Inc [Operational Amplifiers]
    MOTOROLA
  • 英文版
    MATCHED DUAL OPERATIONAL AMPLIFIERS
    MOTOROLA
  • 英文版
    UNCOMPENSATED OPERATIONAL AMPLIFIER
    MOTOROLA
  • 英文版
    GATE CONTROLLED TWO CHANNEL INPUT WIDEBAND AMPLIFIER
    MOTOROLA
  • 英文版
    Texas Instruments [GATE-CONTROLLED 2-CHANNEL-INPUT VIDEO AM...
    TI
  • 英文版
    Timing Circuit
    ONSEMI
  • 英文版
    Timers
    ON SEMICONDUCTOR
  • 英文版
    Motorola, Inc [INTERNALLY COMPENSATED, HIGH PERFORMANCE OPE...
    MOTOROLA

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!