SSTV16857DGV Datasheet

  • SSTV16857DGV

  • 14-bit SSTL_2 registered driver with differential clock inpu...

  • 109.33KB

  • 12页

  • PHILIPS

扫码查看芯片数据手册

上传产品规格书

PDF预览

Philips Semiconductors
Product data
14-bit SSTL_2 registered driver
with differential clock inputs
SSTV16857
TIMING REQUIREMENTS
Over recommended operating conditions; T
amb
= 0 to +70
掳C
(unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
V
CC
= 2.5 V
卤0.2
V
MIN
f
clock
t
w
t
su
t
h
Clock frequency
Pulse duration, CLK, CLK HIGH or LOW
Data before CLK鈫? CLK鈫?/div>
Setup time
Hold time
RESET HIGH before CLK鈫? CLK鈫?/div>
鈥?/div>
1.0
0.2
0.8
0.75
MAX
200
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
ns
ns
MHz
ns
UNIT
SWITCHING CHARACTERISTICS
Over recommended operating conditions; T
amb
= 0 to +70
掳C;
V
DDQ
= 2.3 鈥?2.7 V and V
DDQ
does not exceed V
CC.
Class I, V
REF
= V
TT
= V
DDQ
0.5 and C
L
= 10 pF (unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
FROM
(INPUT)
Maximum clock frequency
CLK and CLK
RESET
184/200-pin DDR SDRAM DIMM
TO
(OUTPUT)
V
CC
= 2.5 V
卤0.2
V
MIN
MAX
鈥?/div>
2.8
4.0
200
UNIT
f
max
t
PLH
/t
PHL
t
PHL
MHz
ns
ns
Q
Q
1.0
2.0
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
FRONT SIDE
SSTV16857
SSTV16857
PCKV857
The PLL clock distribution device and SSTV registered drivers reduce
signal loads on the memory controller and prevent timing delays and
waveform distortions that would cause unreliable operation
SDRAM
SW00686
2002 Sep 27
6

SSTV16857DGV 产品属性

  • NXP

  • 寄存器

  • CMOS

  • SSTV

  • Dual

  • 200 MHz

  • 2.4 ns

  • - 20 mA

  • 20 mA

  • 2.7 V

  • + 70 C

  • SOT-480

  • Tube

  • 0 C

  • SMD/SMT

  • 51

  • 2.3 V

  • SSTV16857DGV,112

SSTV16857DGV相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!