您的位置：维库电子市场网 > Datasheet > XC68341CFT25

XC68341CFT25 Datasheet

  • XC68341CFT25

  • Integrated Processor Users Manual

  • 135.09KB

  • 21页

  • MOTOROLA   MOTOROLA

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

38. Additional Notes on DMA Features
In the feature set listed on page 6-1, bullet six is 鈥淥perand Packing and Unpacking for Dual-Address Trans-
fers鈥? This packing is for transfers between different port sizes selected in the DMA channel control register,
e.g. Byte <> Word transfers. The DMA controller does not do packing for byte > byte transfers, eliminating the
problem of residual bytes left in the controller when a channel is stopped after an odd byte transfer count.
39. Additional Note on Internal Request Generation
Add to the Internal Request Generation section on page 6-5: For internal request operation, DACKx and DON-
Ex are not active as outputs during transfers. DONEx is valid as an input though and will terminate channel
operation if asserted - pull up if not used.
40. Additional Note on DMA Transfer Latency from DREQ
Add to the External Request Generation section beginning 6-5: DREQx assertions require two clocks for input
synchronization and IMB bus arbitration activity before the resulting DMA bus cycle can start. A DREQx as-
sertion will preempt the next CPU bus cycle if it is recognized two or more clocks before the end of the current
bus cycle, unless the current cycle is not the last cycle of an operand transfer, or is the read of an RMC cycle.
Operand transfers and RMC read/write sequences are indivisible to guarantee data coherency - the bus can-
not be arbitrated from the CPU until the complete operand transfer completes, even if operand and memory
sizing results in multiple bus cycles.
For a DREQx assertion during an idle bus period, bus state S0 of the DMA bus cycle starts 2.5 clocks after the
clock falling edge which DREQx is recognized on. The maximum latency from the clock falling edge that
DREQx is recognized on to the falling edge that AS for the DMA cycle asserts from is shown in the following
table for various memory speeds.
DREQ Latency (Clocks) vs. Bus Width and Access Times
Maximum DREQ Latency (Clocks)
Access Type
2
Longword
RMC (TAS)
7
10
16-Bit Bus
Clocks/Bus Cycle
3
9
12
4
11
14
5
13
16
2
11
10
8-Bit Bus
Clocks/Bus Cycle
3
15
12
4
19
14
5
23
16
41. Additional Note on Burst Transfer DREQx Negation and Overhead
On page 6-5, replace the 2nd paragraph of 6.3.2.1 External Burst Mode with the following: DREQx must be
negated one clock before the end of the last DMA bus cycle of a burst to prevent another DMA transfer from
being generated. Also, DREQx must be negated two clocks before the end of the last DMA bus cycle to prevent
an idle clock between that transfer and the following CPU access.
42. Additional Note on Cycle steal DMA arbitration overhead
Add to the External Cycle Steal Mode description on page 6-6: In general, DMA arbitration occurs transpar-
ently. However, for some 2-clock accesses using cycle steal an idle clock can follow the DMA transfer due to
incomplete overlap of the DMA transfer with internal IMB arbitration. Specifically, an idle clock can follow 1)
single address 2-clock transfers and 2) dual address transfers from memory to 2-clock devices. Arbitration is
completely overlapped for all other cases.
MOTOROLA
MC68341 USER鈥橲 MANUAL ADDENDUM
11

XC68341CFT25相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！