CS5534-AS Datasheet

  • CS5534-AS

  • Cirrus Logic [16 BIT AND 24 BIT ADCS WITH ULTRA LOW NOISE P...

  • 861.88KB

  • CIRRUS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS5531/32/33/34
16-Bit and 24-Bit ADCs with Ultra Low Noise PGIA
Features
Chopper Stabilized PGIA (Programmable
Gain Instrumentation Amplifier, 1x to 64x)
6 nV/鈭欻z @ 0.1 Hz (No 1/f noise) at 64x
500 pA Input Current with Gains >1
General Description
The CS5531/32/33/34 are highly integrated
鈭單?/div>
Analog-
to-Digital Converters (ADCs) which use charge-balance
techniques to achieve 16-bit (CS5531/33) and 24-bit
(CS5532/34) performance. The ADCs are optimized for
measuring low-level unipolar or bipolar signals in weigh
scale, process control, scientific, and medical
applications.
To accommodate these applications, the ADCs come as
either two-channel (CS5531/32) or four-channel
(CS5533/34) devices and include a very low noise chop-
per-stabilized instrumentation amplifier (6 nV/鈭欻z @ 0.1
Hz) with selectable gains of 1脳, 2脳, 4脳, 8脳, 16脳, 32脳, and
64脳. These ADCs also include a fourth order
鈭單?/div>
modu-
lator followed by a digital filter which provides twenty
selectable output word rates of 6.25, 7.5, 12.5, 15, 25, 30,
50, 60, 100, 120, 200, 240, 400, 480, 800, 960, 1600,
1920, 3200, and 3840 Sps (MCLK = 4.9152 MHz).
To ease communication between the ADCs and a micro-
controller, the converters include a simple three-wire se-
rial interface which is SPI and Microwire compatible with
a Schmitt Trigger input on the serial clock (SCLK).
High dynamic range, programmable output rates, and
flexible power supply options makes these ADCs ideal
solutions for weigh scale and process control
applications.
ORDERING INFORMATION
See page 48
Delta-Sigma Analog-to-Digital Converter
Linearity Error: 0.0007% FS
Noise Free Resolution: Up to 23 bits
Two or Four Channel Differential MUX
Scalable Input Span via Calibration
卤5 mV to differential 卤2.5V
Scalable V
REF
Input: Up to Analog Supply
Simple three-wire serial interface
SPI and Microwire鈩?Compatible
Schmitt Trigger on Serial Clock (SCLK)
R/W Calibration Registers Per Channel
Selectable Word Rates: 6.25 to 3,840 Sps
Selectable 50 or 60 Hz Rejection
Power Supply Configurations
VA+ = +5 V; VA- = 0 V; VD+ = +3 V to +5 V
VA+ = +2.5 V; VA- = -2.5 V; VD+ = +3 V to +5 V
VA+ = +3 V; VA- = -3 V; VD+ = +3 V
Preliminary Product Information
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
VA+
C1
C2
VREF+
VREF-
VD+
AIN1+
AIN1-
AIN2+
AIN2-
AIN3+
AIN3-
AIN4+
AIN4-
MUX
CS
PGIA
1,2,4,8,16
32,64
DIFFERENTIAL
4
TH
ORDER
鈭單?/div>
MODULATOR
PROGRAMMABLE
SINC FIR FILTER
SERIAL
INTERFACE
SDI
SDO
SCLK
(CS5533/34
SHOWN)
CLOCK
GENERATOR
CALIBRATION
SRAM/CONTROL
LOGIC
LATCH
VA-
A0/GUARD
A1
OSC1
OSC2
DGND
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
Copyright Cirrus Logic, Inc. 2002
(All Rights Reserved)
MAR 鈥?2
DS289PP5
1

CS5534-AS PDF文件相关型号

CS5534-BS

CS5534-AS 产品属性

  • Cirrus Logic

  • ADC(模数转换器)

  • Delta-Sigma

  • 3.84 KSPs

  • Voltage

  • 500 mW

  • + 85 C

  • SMD/SMT

  • SOIC-8

  • - 40 C

  • 59

CS5534-AS相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!