您的位置：维库电子市场网 > Datasheet > CY7C4231V-25AXC

CY7C4231V-25AXC Datasheet

  • CY7C4231V-25AXC

  • Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

  • 524.00KB

  • 0页

  • CYPRESS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C4421V/4201V/4211V/4221VCY7C4231V/4241V/4251VLow-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421V/4201V/4211V/4221V
CY7C4231V/4241V/4251V
Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
Featuresb
鈥?/div>
High-speed, low-power, first-in, first-out (FIFO)
memories
鈥?/div>
64 x 9 (CY7C4421V)
鈥?/div>
256 x 9 (CY7C4201V)
鈥?/div>
512 x 9 (CY7C4211V)
鈥?/div>
1K x 9 (CY7C4221V)
鈥?/div>
2K x 9 (CY7C4231V)
鈥?/div>
4K x 9 (CY7C4241V)
鈥?/div>
8K x 9 (CY7C4251V)
鈥?/div>
High-speed 66-MHz operation (15-ns read/write cycle
time)
鈥?/div>
Low power (I
CC
= 20 mA)
鈥?3.3V operation for low power consumption and easy
integration into low-voltage systems
鈥?5V-tolerant inputs V
IH max
= 5V
鈥?Fully asynchronous and simultaneous read and write
operation
鈥?/div>
Empty, Full, and Programmable Almost Empty and
Almost Full status flags
鈥?TTL compatible
鈥?Output Enable (OE) pin
鈥?Independent read and write enable pins
鈥?Center power and ground pins for reduced noise
鈥?Width expansion capability
鈥?/div>
Space saving 32-pin 7 mm 脳 7 mm TQFP
鈥?/div>
32-pin PLCC
鈥?Available in Pb-Free Packages
Functional Description
The CY7C42X1V are high-speed, low-power, FIFO memories
with clocked read and write interfaces. All are nine bits wide.
Programmable features include Almost Full/Almost Empty
flags. These FIFOs provide solutions for a wide variety of data
buffering needs, including high-speed data acquisition, multi-
processor interfaces, and communications buffering.
These FIFOs have 9-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a Free-Running Clock (WCLK) and two Write
Enable pins (WEN1, WEN2/LD).
When WEN1 is LOW and WEN2/LD is HIGH, data is written
into the FIFO on the rising edge of the WCLK signal. While
WEN1, WEN2/LD is held active, data is continually written into
the FIFO on each WCLK cycle. The output port is controlled in
a similar manner by a Free-Running Read Clock (RCLK) and
two Read Enable Pins (REN1, REN2). In addition, the
CY7C42X1V has an Output Enable Pin (OE). The Read
(RCLK) and Write (WCLK) clocks may be tied together for
single-clock operation or the two clocks may be run indepen-
dently for asynchronous read/write applications. Clock
frequencies up to 66 MHz are achievable.
Depth expansion is possible using one enable input for system
control, while the other enable is controlled by expansion logic
to direct the flow of data.
Logic Block Diagram
D0
鈭?/div>
8
Pin Configuration
PLCC
Top View
4 3 2 1 32 3130
29
5
28
6
27
7
26
8
9
25
10
24
11
23
22
12
21
13
14151617181920
EF
FF
Q
0
Q
1
Q
2
Q
3
Q
4
D
2
D
3
D
4
D
5
D
6
D
7
D
8
FLAG
PROGRAM
REGISTER
D
1
D
0
PAF
PAE
GND
REN1
RCLK
REN2
OE
EF
PAE
PAF
FF
RS
WEN1
WCLK
WEN2/LD
V
CC
Q
8
Q
7
Q
6
Q
5
FLAG
LOGIC
READ
POINTER
READ
CONTROL
OE
RCLK REN1 REN2
INPUT
REGISTER
WCLK WEN1 WEN2/LD
WRITE
CONTROL
Dual Port
RAM Array
64 x 9
WRITE
POINTER
8Kx 9
RS
RESET
LOGIC
THREE-ST
ATE
OUTPUTREGISTER
Q0
鈭?/div>
8
Cypress Semiconductor Corporation
Document #: 38-06010 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised July 14, 2005

CY7C4231V-25AXC PDF文件相关型号

CY7C4241V-15JXC,CY7C4251V-25AXC

CY7C4231V-25AXC 产品属性

  • 250

  • 集成电路 (IC)

  • 逻辑 - FIFO

  • CY7C

  • 同步

  • 18K（2K x 9）

  • 100MHz

  • 15ns

  • 3 V ~ 3.6 V

  • -40°C ~ 85°C

  • 表面贴装

  • 32-TQFP

  • 32-TQFP（7x7）

  • 管件

CY7C4231V-25AXC相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • CY7C006
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C006
  • CY7C007
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C007
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C008
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C008
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C009
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C009
  • CY7C016
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C016
  • CY7C017
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C017
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C018
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C018
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C019
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C019
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
    CY7C024
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
    CY7C024
  • CY7C025
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
    CY7C025
  • CY7C026
    英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
    CY7C026
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C027
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C027
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C028
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C028

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！