CY7C64713 Datasheet

  • CY7C64713

  • EZ-USB FX1? USB Microcontroller Full-speed USB Peripheral Co...

  • 424.00KB

  • 0页

  • CYPRESS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C64713
Table 4. Individual FIFO/GPIF Interrupt Sources
Priority
1
2
3
4
5
6
7
8
9
10
11
12
13
14
INT4VEC Value
80
84
88
8C
90
94
98
9C
A0
A4
A8
AC
B0
B4
Source
EP2PF
EP4PF
EP6PF
EP8PF
EP2EF
EP4EF
EP6EF
EP8EF
EP2FF
EP4FF
EP6FF
EP8FF
GPIFDONE
GPIFWF
Notes
Endpoint 2 Programmable Flag
Endpoint 4 Programmable Flag
Endpoint 6 Programmable Flag
Endpoint 8 Programmable Flag
Endpoint 2 Empty Flag
Endpoint 4 Empty Flag
Endpoint 6 Empty Flag
Endpoint 8 Empty Flag
Endpoint 2 Full Flag
Endpoint 4 Full Flag
Endpoint 6 Full Flag
Endpoint 8 Full Flag
GPIF Operation Complete
GPIF Waveform
of the crystal and the PLL. This reset period must be approxi-
mately 5 ms after VCC has reached 3.0 Volts. If the crystal input
pin is driven by a clock signal the internal PLL stabilizes in 200
渭s
after VCC has reached 3.0V
[3]
.
Figure 2
shows a power on
reset condition and a reset applied during operation. A power on
reset is defined as the time a reset is asserted when power is
being applied to the circuit. A powered reset is defined to be
when the FX1 has been previously powered on and operating
and the RESET# pin is asserted.
Cypress provides an application note which describes and
recommends power on reset implementation and is found on the
Cypress web site. While the application note discusses the FX2,
the information provided applies also to the FX1. For more infor-
mation on reset implementation for the FX2 family of products
visit
http://www.cypress.com.
If Autovectoring is enabled (AV4EN = 1 in the INTSETUP
register), the FX1 substitutes its INT4VEC byte. Therefore, if the
high byte (鈥減age鈥? of a jump-table address is preloaded at
location 0x0054, the automatically inserted INT4VEC byte at
0x0055 directs the jump to the correct address out of the 14
addresses within the page. When the ISR occurs, the FX1
pushes the program counter onto its stack and then jumps to
address 0x0053, where it expects to find a 鈥渏ump鈥?instruction to
the ISR Interrupt service routine.
Reset and Wakeup
Reset Pin
The input pin, RESET#, resets the FX1 when asserted. This pin
has hysteresis and is active LOW. When a crystal is used with
the CY7C64713, the reset period must allow for the stabilization
Figure 2. Reset Timing Plots
RESET#
RESET#
V
IL
3.3V
3.0V
VCC
0V
T
RESET
Power on Reset
V
IL
3.3V
VCC
0V
T
RESET
Powered Reset
Note
3. If the external clock is powered at the same time as the CY7C64713 and has a stabilization wait period. It must be added to the 200
渭s.
Document #: 38-08039 Rev. *E
Page 6 of 54
[+] Feedback

CY7C64713 PDF文件相关型号

CY7C64713-100AXC,CY7C64714-56LFXC,CY7C65113-SC,CY7C65630-56LFXC

CY7C64713相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!