CY7C1303AV25 Datasheet

  • CY7C1303AV25

  • 18-Mb Burst of 2 Pipelined SRAM with QDR? Architecture

  • 801.97KB

  • 20页

  • CYPRESS

扫码查看芯片数据手册

上传产品规格书

PDF预览

PRELIMINARY
Write Descriptions (CY7C1306AV25)
[2, 8]
BWS
0
H
H
H
H
H
BWS
1
H
H
H
H
H
BWS
2
L
H
H
H
H
BWS
3
H
L
L
H
H
K
-
L-H
-
L-H
-
K
L-H
-
L-H
-
L-H
Comments
CY7C1303AV25
CY7C1306AV25
During the Data portion of a Write sequence, only the byte (D
[26:18]
) is
written into the device. D
[17:0]
and D
[35:27]
will remain unaltered.
During the Data portion of a Write sequence, only the byte (D
[35:27]
) is
written into the device. D
[26:0]
will remain unaltered.
During the Data portion of a Write sequence, only the byte (D
[35:27]
) is
written into the device. D
[26:0]
will remain unaltered.
No data is written into the device during this portion of a Write operation.
No data is written into the device during this portion of a Write operation.
Document #: 38-05493 Rev. *A
Page 7 of 19

CY7C1303AV25 PDF文件相关型号

CY7C1303AV25-100BZC,CY7C1303AV25-133BZC,CY7C1303AV25-167BZC,CY7C1306AV25,CY7C1306AV25-133BZC

CY7C1303AV25相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!