ADSP-2186M
Parameter
Bus Request鈥揃us Grant
Min
Max
Unit
Timing Requirements:
BR
Hold after CLKOUT High
1
t
BH
t
BS
BR
Setup before CLKOUT Low
1
Switching Characteristics:
t
SD
CLKOUT High to
xMS, RD, WR
Disable
xMS, RD, WR
Disable to
BG
Low
t
SDB
t
SE
BG
High to
xMS, RD, WR
Enable
t
SEC
xMS, RD, WR
Enable to CLKOUT High
xMS, RD, WR
Disable to
BGH
Low
2
t
SDBH
t
SEH
BGH
High to
xMS, RD, WR
Enable
2
0.25t
CK
+ 2
0.25t
CK
+ 10
0.25t
CK
+ 8
0
0
0.25t
CK
鈥?3
0
0
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
xMS
=
PMS, DMS, CMS, IOMS, BMS.
1
BR
is an asynchronous signal. If
BR
meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
the following cycle. Refer to the
ADSP-2100 Family User鈥檚 Manual
for
BR/BG
cycle relationships.
2
BGH
is asserted when the bus is granted and the processor or BDMA requires control of the bus to continue.
t
BH
CLKOUT
BR
t
BS
CLKOUT
PMS, DMS
BMS, RD
WR
BG
t
SD
t
SEC
t
SDB
t
SE
BGH
t
SDBH
t
SEH
Figure 23. Bus Request鈥揃us Grant
REV. 0
鈥?5鈥?/div>
prev
next