SLES003A Datasheet

IC型号：
SLES003A
PDF描述：
Texas Instruments [USB Streaming Controller]
文件大小：
487.38KB
芯片厂家：
TI

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114

2.2.1

Clock Generation

The TAS1020A requires an external 6-MHz crystal with load capacitors and PLL loop filter components to derive all

the clocks needed for both USB and codec operation. Figure 4鈥? shows the connection of these components to the

TAS1020A. Figure 4鈥? also shows a ground shield residing on the top layer of the PCB and underneath the crystal

and its load capacitors and the PLL components. The PLL is an analog PLL, and noise pickup in these components

can translate to phase jitter at the output of the PLL, which in turn can translate to distortion at the codec. A ground

shield is recommended to attenuate the digital noise components on the board as seen at the PLL.

The AV

and AV

pins on the TAS1020A are used exclusively to power the analog PLL. To maintain isolation from

the digital noise residing on a board, AV

should be a separate ground plane that connects to the primary ground

plane (DGND) at a single point via a ferrite bead. The ferrite bead should exhibit around 9

鈩?/div>

of impedance at 100 MHz.

should also be distinct from DV

. A recommended architecture is to generate DV

and AV

from the same

regulator line, with each derived from a RC filter in series with the regulator output. It is finally recommended that the

ground shield for the crystal and its load capacitors and the PLL loop filter components be connected to AV

at a

single point via a ferrite bead of the same type as above.

Using the low frequency 6-MHz crystal and generating the required higher frequency clocks internally in the

TAS1020A is a major advantage with regard to EMI.

2.2.2

鈥?/div>

Boot Process

The TAS1020A can boot from EEPROM or execute a host boot. Host boot will be used in the following circumstances:

No EEPROM is present.

An EEPROM is present, but does not contain a valid header.

An EEPROM is present, but is a device EEPROM (contains header information only).

2.2.2.1 EEPROM Boot Process

If the target device has an application EEPROM (an EEPROM that contains both header and application data), and

if the header portion of the EEPROM content is valid, the EEPROM application code is downloaded to on-chip RAM.

During the download process, the RAM is mapped to data space, and the boot code that orchestrates the download

is part of the on-chip firmware housed in on-chip ROM. Also, while the application code is being downloaded, the

TAS1020A remains disconnected from the USB bus.

When the download is complete, the firmware sets the ROM disable bit SDW. The setting of this bit maps the RAM

from data space to program space, starting address 0x0000. Having set bit SDW, the firmware then branches to

address 0x0000, which is the reset entry point for the application code. The application code is now running.

The application code then switches on the PUR output. The PUR output pin is connected, through a resistor, to the

positive (DP) line of the differential USB bus. Switching PUR on informs the host that a full speed (12 Mb/s) device

is present on the bus. In the enumeration procedure that follows, the application code reports its run-time device

descriptor set. Following enumeration, the device is actively running its application.

2.2.2.2 Host Boot Process

The DFU code in the TAS1020A fully adheres to the USB Device Class Specification for DFU 1.0. In addition, the

TAS1020A utilizes the communication protocols from the DFU specification to implement a

host boot

capability for

those applications that do not have an EEPROM resource. In such cases, the TAS1020A, at power-up, reports its

DFU mode descriptor set rather than its run-time descriptor set and directly enters what the DFU specification terms

the DFU Program Mode. The host processor must be cognizant of the fact that the device under enumeration does

not have an EEPROM resource with valid code, and is already in the DFU mode awaiting a download per the DFU

protocol. All of this capability is provided by the ROM-based code (firmware) that resides on the TAS1020A.

Specifically, the host boot process addresses three cases鈥攁n EPROM is not present, an EEPROM is present but

the data in the EEPROM is invalid, or an EEPROM is present but the EEPROM is a device EEPROM (contains only

2鈥?

prev next

SLES003A相关型号PDF文件下载

型号

版本

描述

厂商

下载
SLES003A

英文版

Texas Instruments [USB Streaming Controller]

TI

SLES003A
SLES025A

英文版

USB Streaming Controller

TI

SLES025A
SLES025A

英文版

USB Streaming Controller

TI [Texas ...

SLES025A

SLES003A Datasheet

PDF预览

SLES003A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

SLES003A Datasheet

PDF预览

SLES003A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X