SLES003A Datasheet

IC型号：
SLES003A
PDF描述：
Texas Instruments [USB Streaming Controller]
文件大小：
487.38KB
芯片厂家：
TI

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114

Data Stage Transaction:

1. The data packet to be sent to the host PC is written to the IN endpoint 0 buffer by the MCU. The MCU also

updates the data count value then clears the IN endpoint 0 NACK bit to a 0 to enable the data packet to be

sent to the host PC.

2. The host PC sends an IN token packet addressed to IN endpoint 0. After receiving the IN token, the UBM

transmits the data packet to the host PC. If the data packet is received without an error by the host PC, then

an ACK handshake is returned. The UBM then toggles the TOGGLE bit, sets the NACK bit to 1, and asserts

the endpoint interrupt.

3. The MCU services the interrupt and prepares to send the next data packet to the host PC.

4. If the NACK bit is set to 1 when the IN token packet is received, the UBM simply returns a NAK handshake

to the host PC. If the STALL bit is set to 1 when the IN token packet is received, the UBM simply returns

a STALL handshake to the host PC. If no handshake packet is received from the host PC, then the UBM

prepares to retransmit the same data packet again.

5. MCU continues to send data packets until all data has been sent to the host PC.

Status Stage Transaction:

1. For OUT endpoint 0, the MCU sets the TOGGLE bit to 1, then clears the NACK bit to a 0 to enable a data

packet to be sent by the host PC. Note that for a status stage transaction a null data packet with the DATA1

PID is sent by the host PC.

2. The host PC sends an OUT token packet and the null data packet to OUT endpoint 0. If the data packet

is received without an error the UBM updates the data count value, toggles to the TOGGLE bit, sets the

NACK bit to a 1, returns an ACK handshake to the host PC, and asserts the endpoint interrupt.

3. The MCU services the interrupt. If the status transaction completed successfully, then the MCU clears the

interrupt and clears the NACK bit.

4. If the NACK bit is set to 1 when the OUT token packet is received, the UBM simply returns a NAK handshake

to the host PC. If the STALL bit is set to 1 when the OUT token packet is received, the UBM simply returns

a STALL handshake to the host PC. If a CRC or bit stuff error occurs when the data packet is received, no

handshake is returned to the host PC.

2.2.7.2 Interrupt Transfers

The TAS1020A supports interrupt data transfers both to and from the host PC. Devices that need to send or receive

a small amount of data with a specified service period should use the interrupt transfer type. IN endpoints 1 through

7 and OUT endpoints 1 through 7 can all be configured as interrupt endpoints.

2.2.7.2.1 Interrupt Out Transaction

The steps followed for an interrupt out transaction are:

1. MCU initializes one of the OUT endpoints as an out interrupt endpoint by programming the appropriate USB

endpoint configuration block. This entails programming the buffer size and buffer base address, selecting

the buffer mode, enabling the endpoint interrupt, initializing the toggle bit, enabling the endpoint, and

clearing the NACK bit.

2. The host PC sends an OUT token packet followed by a data packet addressed to the OUT endpoint. If the

data is received without an error then the UBM writes the data to the endpoint buffer, updates the data count

value, toggles the toggle bit, sets the NACK bit to a 1, returns an ACK handshake to the host PC, and asserts

the endpoint interrupt.

3. The MCU services the interrupt and reads the data packet from the buffer. To read the data packet, the MCU

must first obtain the data count value. After reading the data packet, the MCU clears the interrupt and clears

the NACK bit to allow the reception of the next data packet from the host PC.

2鈥?6

prev next

SLES003A相关型号PDF文件下载

型号

版本

描述

厂商

下载
SLES003A

英文版

Texas Instruments [USB Streaming Controller]

TI

SLES003A
SLES025A

英文版

USB Streaming Controller

TI

SLES025A
SLES025A

英文版

USB Streaming Controller

TI [Texas ...

SLES025A

SLES003A Datasheet

PDF预览

SLES003A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

SLES003A Datasheet

PDF预览

SLES003A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X