SM5852CS
INPUT/OUTPUT TIMING
Input Timing
LRCI
BCKI
MSB
Lch
LSB
MSB
Rch
LSB
DI
There must be a minimum of 16 BCKI clock cycles to read in a single word of data.
Data on DI is input in sync with the falling edge of BCKI in 16-bit serial, MSB 铿乺st, 2s complement
format.
Output Timing
LRCO
BCKO
DOUT
,
,
MSB
Lch
LSB
,,
,,
MSB
Rch
LSB
,
,
Shaded areas represent intervals of invalid data.
NIPPON PRECISION CIRCUITS鈥?6