您的位置：维库电子市场网 > Datasheet > EP1S80F1508I6ES

EP1S80F1508I6ES Datasheet

  • EP1S80F1508I6ES

  • Stratix Device Family Data Sheet

  • 3583.58KB

  • 290页

  • ALTERA   ALTERA

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

PLLs & Clock Networks
Figure 2鈥?3. Regional Clocks
RCLK[2..3]
RCLK[11..10]
CLK[15..12]
RCLK[1..0]
CLK[3..0]
RCLK[9..8]
CLK[11..8]
RCLK[4..5]
RCLK[14..15]
CLK[7..4]
Regional Clocks Only Drive a Device
Quadrant
from Specified CLK Pins
or
PLLs
within
that
Quadrant
RCLK[6..7]
RCLK[12..13]
Fast Regional Clock Network
In EP1S25, EP1S20, and EP1S10 devices, there are two fast regional clock
networks,
FCLK[1..0],
within each quadrant, fed by input pins that can
connect to fast regional clock networks (see
Figure 2鈥?4).
In EP1S30 and
larger devices, there are two fast regional clock networks within each
half-quadrant (see
Figure 2鈥?5).
Dual-purpose
FCLK
pins drive the fast
clock networks. All devices have eight
FCLK
pins to drive fast regional
clock networks. Any I/O pin can drive a clock or control signal onto any
fast regional clock network with the addition of a delay. This signal is
driven via the I/O interconnect. The fast regional clock networks can also
be driven from internal logic elements.
2鈥?6
Stratix Device Handbook, Volume 1
Altera Corporation
July 2005

EP1S80F1508I6ES相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！