EP1S80F1508I6ES Datasheet

  • EP1S80F1508I6ES

  • Stratix Device Family Data Sheet

  • 3583.58KB

  • 290页

  • ALTERA   ALTERA

扫码查看芯片数据手册

上传产品规格书

PDF预览

Stratix Architecture
Read/Write Clock Mode
The memory blocks implement read/write clock mode for simple dual-
port memory. You can use up to two clocks in this mode. The write clock
controls the block鈥檚 data inputs,
wraddress,
and
wren.
The read clock
controls the data output,
rdaddress,
and
rden.
The memory blocks
support independent clock enables for each clock and asynchronous clear
signals for the read- and write-side registers.
Figure 2鈥?7
shows a
memory block in read/write clock mode.
Altera Corporation
July 2005
2鈥?9
Stratix Device Handbook, Volume 1

EP1S80F1508I6ES相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!