EP1S80F1508I6ES Datasheet

  • EP1S80F1508I6ES

  • Stratix Device Family Data Sheet

  • 3583.58KB

  • 290页

  • ALTERA   ALTERA

扫码查看芯片数据手册

上传产品规格书

PDF预览

Stratix Architecture
Single-Port Mode
The memory blocks also support single-port mode, used when
simultaneous reads and writes are not required. See
Figure 2鈥?8.
A single
block in a memory block can support up to two single-port mode RAM
blocks in the M4K RAM blocks if each RAM block is less than or equal to
2K bits in size.
Figure 2鈥?8. Single-Port Mode
Note (1)
8 LAB Row
Clocks
8
data[ ]
D
Q
ENA
RAM/ROM
256
16
512
8
1,024
4
Data In
2,048
2
4,096
1
Data Out
D
Q
ENA
To MultiTrack
Interconnect
address[ ]
D
Q
ENA
Address
wren
Write Enable
outclken
inclken
inclock
D
Q
ENA
Write
Pulse
Generator
outclock
Note to
Figure 2鈥?8:
(1)
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
Altera Corporation
July 2005
2鈥?1
Stratix Device Handbook, Volume 1

EP1S80F1508I6ES相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!