LH543601P-20 Datasheet

  • LH543601P-20

  • 256 x 36 x 2 Bidirectional FIFO

  • 361.29KB

  • 43页

  • SHARP

扫码查看芯片数据手册

上传产品规格书

PDF预览

256
36
2 Bidirectional FIFO
LH543601
TIMING DIAGRAMS (cont鈥檇)
WRITE TO
MAILBOX #1
CK
A
t
RWS
t
RWH
t
RWS
t
RWH
READ FROM
MAILBOX #2
R/W
A
t
ES
t
EH
t
ES
t
EH
EN
A
t
RQS
t
RQH
t
RQS
t
RQH
REQ
A
t
AS
t
AH
t
AS
t
AH
A
2A
t
AS
t
AH
t
AS
t
AH
A
1A
t
AS
t
AH
t
AS
t
AH
A
0A
t
MBF
MBF
2
MAXIMUM OF 2 CK
B
CYCLES LATENCY
CK
B
t
MBF
MBF
1
OE
A
t
A
t
DS
t
DH
t
ZX
t
A
t
OH
D
0A
- D
35A
MAILBOX IN
MAILBOX OUT
NOTES:
1. Both edges of MBF
2
are synchronized to the Port A clock, CK
A
.
2. Both edges of MBF
1
are synchronized to the Port B clock, CK
B
.
3. There is a maximum of two CK
B
clock cycles of synchronization latency before MBF
1
is asserted to indicate valid new mailbox data.
4. The status of mailbox flags does not prevent mailbox read or write operations.
543601-22
Figure 12. Port A Mailbox Access
21

LH543601P-20相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!