LH543601P-20 Datasheet

  • LH543601P-20

  • 256 x 36 x 2 Bidirectional FIFO

  • 361.29KB

  • 43页

  • SHARP

扫码查看芯片数据手册

上传产品规格书

PDF预览

256
36
2 Bidirectional FIFO
LH543601
TIMING DIAGRAMS (cont鈥檇)
CK
B
t
RWS
R/W
B
t
ES
EN
B
t
RQS
REQ
B
t
A
D
0B
- D
8B
BITS
0-8
BITS
9-17
BITS
18-26
BITS
27-35
BITS
0-8
WORD # n
D
9B
- D
17B
BITS
9-17
BITS
18-26
BITS
27-35
WORD # n+1
BITS
0-8
BITS
9-17
WORD # n
D
18B
- D
26B
BITS
18-26
BITS
27-35
BITS
0-8
WORD # n+1
BITS
9-17
BITS
18-26
WORD # n
D
27B
- D
35B
BITS
27-35
BITS
0-8
BITS
9-17
WORD # n+1
BITS
18-26
BITS
27-35
WORD # n
NOTES:
1. A
0B
is held HIGH for FIFO access.
2. OE
B
is held LOW.
3. WS
0
and WS
1
both are held LOW for single-byte access.
4. Data-access time t
A
, after the rising edge of CK
B
, shown for the
first read cycle, applies similarly for all subsequent read cycles.
WORD # n+1
543601-11
Figure 28. Port B Single-Byte FIFO #1 Read Access for
36-to-9 Funneling
37

LH543601P-20相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!