LH543601P-20 Datasheet

  • LH543601P-20

  • 256 x 36 x 2 Bidirectional FIFO

  • 361.29KB

  • 43页

  • SHARP

扫码查看芯片数据手册

上传产品规格书

PDF预览

LH543601
256
36
2 Bidirectional FIFO
TIMING DIAGRAMS (cont鈥檇)
CK
B
t
RWS
R/W
B
t
ES
t
EH
t
ES
t
EH
t
ES
EN
B
t
RQS
t
RQH
t
RQS
t
RQH
t
RQS
REQ
B
t
RSH
t
RS
t
RSS
RT
1
t
RSH
t
RSS
CK
A
t
RWS
R/W
A
t
ES
t
EH
t
ES
t
EH
t
ES
EN
A
t
RQS
t
RQH
t
RQS
t
RQH
t
RQS
REQ
A
NOTES:
1. t
RSS
and t
RSH
need not be met unless a rising edge of CK
A
or CK
B
occurs while that clock is enabled.
2. t
RSS
is the time needed to deassert RT
1
before returning to a normal FIFO cycle.
3. t
RSH
is the time needed before asserting RT
1
after a normal FIFO cycle.
4. Read and write operations to FIFO #1 should be disabled while RT
1
is being asserted.
543601-21
Figure 21. FIFO #1 Retransmit
30

LH543601P-20相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!