LH543601P-20 Datasheet

  • LH543601P-20

  • 256 x 36 x 2 Bidirectional FIFO

  • 361.29KB

  • 43页

  • SHARP

扫码查看芯片数据手册

上传产品规格书

PDF预览

LH543601
256
36
2 Bidirectional FIFO
TIMING DIAGRAMS (cont鈥檇)
Outside the 'almost-empty' region,
acknowledge is continuous
for a continuous request.
Starting at the third cycle after entering the
'almost-empty' region, acknowledge
occurs on every third cycle to prevent underrun
of the empty condition.
*
CK
A
(CK
B
)
t
RWS
*
*
*
*
R/W
A
(R/W
B
)
t
RQS
REQ
A
(REQ
B
)
t
ACK
t
ACK
t
ACK
t
ACK
ACK
A
(ACK
B
)
1
t
AE
AE
2
(AE
1
)
2
NOTES:
1. For a FIFO access to occur, REQ and EN must be held HIGH for the required setup and hold times.
2. ACK can be tied directly to EN to directly gate FIFO accesses.
Indicates where a read would take place, if ACK were tied to EN.
3. REQ must be maintained HIGH throughout the entire clock cycle for ACK to be generated.
4. When the REQ/ACK handshake is not used, ACK can be ignored,
and REQ may be tied HIGH or used as a second enable.
5. Parameters without parentheses apply to Port A. Parameters with parentheses apply to Port B.
*
543601-9
Figure 31. Read Request/Acknowledge Handshake
40

LH543601P-20相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!