Active and Passive Devices
出处:yuhh 发布于:2007-04-29 10:23:37
Passive devices include resistors and capacitors, which are routinely included in both low and high frequency analogue circuits, and inductors, which are commonly included in GaAs circuits, but less so in silicon because the losses are greater.
Some sample device layouts are shown below:
Fig 2 : NMOS transistor, designed to a 2 lambda rule set, for 0.8 micron process
One feature of many layout editors is the use of a 'lambda;' based rule set. The designs are all based on a convenient unit, for example the gate of the transistor above is 2 units wide. Then, at a given process foundry, this rule may be interpreted as required. For example, this design may be used on a 0.8 micron process, so the 2 units wide gate would be processed as 0.8 microns. This is primarily applicable to digital design, for easy transport of designs between processes, but the designer should be aware of this facility.
Fig 3 : PMOS transistor
Similarly, a PMOS device is shown above. In this case, the device is surrounded by an N-well, for correct polarity of conductors and isolation.
Fig 4 : Vertical NPN transistor
A more complex structure, not always available on MOS processes, is a vertical NPN bipolar transistor, as above. Again, a recommended layout from the process vendor should be used in this instance if possible.
Fig 5, Lateral PNP
Less good, especially in the R.F. context, is the lateral PNP shown above. PNPs in general have not been well used in R.F. circuits, but new processes offer Fts close to those expected from the NPNs, so interesting circuits might be made in this respect.
Fig 6 : Polysilicon resistor
For R.F. applications, polysilicon resistors are preferred, since they are deposited above the first oxide layers, and therefore have less capacitance to ground and other nodes than a similar value junction resistor. This ensures low parasitic capacitance. They are also voltage insensitive, although the temperature coefficient can be quite high, and should be carefully calculated, especially for the high sheet resistivities, which often have a negative coefficient.
Fig 7 : Poly1 - Poly2 capacitor
Capa
Fig 8 : Inductor Layout
An inductor is the most difficult compromise in layout, and many papers have been written on this subject. The inductor above has some of the desirable features. These are:-
1. The centre is relatively open. Small turns add little inductance, just resistance and capacitance.
2. The turns are closely spaced, for minimum overall size. It may be improved by:-
3. Chamfered corners, although this is debated.
4. M2 instead of M1, because M2 is usually thicker and therefore lower resistance. M2 is alos lower capacitance to substrate. M3, when available is often better. This layout is from a chip where the M1 - M2 comparison is the subject of an experiment.
5. Larger central hole, although this may compromise size.
版权与免责声明
凡本网注明“出处:维库电子市场网”的所有作品,版权均属于维库电子市场网,转载请必须注明维库电子市场网,https://www.dzsc.com,违反者本网将追究相关法律责任。
本网转载并注明自其它出处的作品,目的在于传递更多信息,并不代表本网赞同其观点或证实其内容的真实性,不承担此类作品侵权行为的直接责任及连带责任。其他媒体、网站或个人从本网转载时,必须保留本网注明的作品出处,并自负版权等法律责任。
如涉及作品内容、版权等问题,请在作品发表之日起一周内与本网联系,否则视为放弃相关权利。
- 什么是氢氧燃料电池,氢氧燃料电池的知识介绍2025/8/29 16:58:56
- SQL核心知识点总结2025/8/11 16:51:36
- 等电位端子箱是什么_等电位端子箱的作用2025/8/1 11:36:41
- 基于PID控制和重复控制的复合控制策略2025/7/29 16:58:24
- 什么是树莓派?一文快速了解树莓派基础知识2025/6/18 16:30:52









