PSD813F2 Datasheet

  • PSD813F2

  • FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 8-BIT MCU...

  • 1180.57KB

  • STMicroelectronics   STMicroelectronics

扫码查看芯片数据手册

上传产品规格书

PDF预览

PSD835G2
PSD8XX Family
Pin*
(TQFP
Pin Name Pkg.)
PA0-PA7 51-58
Table 5.
PSD835G2
Pin
Descriptions
(cont.)
Type
I/O
CMOS
or Open
Drain
I/O
CMOS
or Open
Drain
I/O
CMOS
or Slew
Rate
I/O
CMOS
or Open
Drain
Description
Port A, PA0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port
2. CPLD Micro鈬擟ell (MCell A0-7) output.
3. Latched, transparent or registered PLD input.
Port B, PB0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port.
2. CPLD Micro鈬擟ell (MCell B0-7) output.
3. Latched, transparent or registered PLD input.
Port C, PC0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port.
2. External chip select (ECS0-7) output.
3. Latched, transparent or registered PLD input.
Port D pin PD0 can be configured as:
1. ALE or AS input 鈥?latches addresses on ADIO0-15 pins
2. AS input 鈥?latches addresses on ADIO0-15 pins on the
rising edge.
3. Input to the PLD.
4. Transparent PLD input.
Port D pin PD1 can be configured as:
1. MCU I/O
2. Input to the PLD.
3. CLKIN clock input 鈥?clock input to the CPLD
Micro鈬擟ells, the APD power down counter and CPLD
AND Array.
Port D pin PD2 can be configured as:
1. MCU I/O
2. Input to the PLD.
3. CSI input 鈥?chip select input. When low, the CSI enables
the internal PSD memories and I/O. When high, the
internal memories are disabled to conserve power. CSI
trailing edge can get the part out of power-down mode.
Port D pin PD3 can be configured as:
1. MCU I/O
2. Input to the PLD.
Port E, PE0. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port.
2. Latched address output.
3. TMS input for JTAG/ISP interface.
Port E, PE1. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port.
2. Latched address output.
3. TCK input for JTAG/ISP interface (Schmidt Trigger).
Port E, PE2. This port is pin configurable and has multiple
functions:
1. MCU I/O 鈥?standard output or input port.
2. Latched address output.
3. TDI input for JTAG/ISP interface.
PB0-PB7 61-68
PC0-PC7 41-48
PD0
79
PD1
80
I/O
CMOS
or Open
Drain
PD2
1
I/O
CMOS
or Open
Drain
PD3
2
I/O
CMOS
or Open
Drain
I/O
CMOS
or Open
Drain
I/O
CMOS
or Open
Drain
I/O
CMOS
or Open
Drain
PE0
71
PE1
72
PE2
73
9

PSD813F2 PDF文件相关型号

PSD813F2V,PSD813F3,PSD813F3V,PSD813F4,PSD813F4V,PSD813F5,PSD813F5V,PSD833F2V,PSD854F2,PSD854F2V

PSD813F2相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13588313025

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!