PSD835G2
PSD8XX Family
The
PSD835G2
Functional
Blocks
(cont.)
9.3 Microcontroller Bus Interface
The 鈥渘o-glue logic鈥?PSD835G2 Microcontroller Bus Interface can be directly connected to
most popular microcontrollers and their control signals. Key 8-bit microcontrollers with their
bus types and control signals are shown in Table 14. The MCU interface type is
specified using the PSDsoft.
Table 14. Microcontrollers and their Control Signals
MCU
8031/8051
80C51XA
80C251
80C251
80198
68HC11
68HC05C0
68HC912
Z80
Z8
68330
M37702M2
Data
Bus
Width
8
8
8
8
8
8
8
8
8
8
8
8
CNTL0
WR
WR
WR
WR
WR
R/W
WR
R/W
WR
R/W
R/W
R/W
CNTL1
RD
RD
PSEN
RD
RD
E
RD
E
RD
DS
DS
E
CNTL2
PSEN
PSEN
PC7
PD0**
ALE
ALE
ALE
ALE
ALE
AS
AS
AS
ADIO0
A0
A4
A0
A0
A0
A0
A0
A0
A0
A0
A0
A0
PF3-PF0 PF7-PF4
*
PSEN
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
DBE
*
A3-A0
*
*
*
*
*
*
D3-D0
*
*
*
*
*
*
*
*
D7-D4
*
*
*
*
*
AS
AS
ALE
*
*
D3-D0
*
*
D7-D4
**
Unused CNTL2 pin can be configured as PLD input. Other unused pins (PD3-0, PA3-0) can be
**
configured for other I/O functions.
**
ALE/AS input is optional for microcontrollers with a non-multiplexed bus
9.3.1. PSD835G2 Interface to a Multiplexed Bus
Figure 17 shows an example of a system using a microcontroller with a 8-bit multiplexed
bus and a PSD835G2. The ADIO port on the PSD835G2 is connected directly to the
microcontroller address/data bus. ALE latches the address lines internally. Latched
addresses can be brought out to Port E, F or G. The PSD835G2 drives the ADIO data bus
only when one of its internal resources is accessed and the RD input is active. Should the
system address bus exceed sixteen bits, Ports A, B, C, or F may be used as additional
address inputs.
9.3.2. PSD835G2 Interface to a Non-Multiplexed Bus
Figure 18 shows an example of a system using a microcontroller with a 8-bit
non-multiplexed bus and a PSD835G2. The address bus is connected to the ADIO Port,
and the data bus is connected to Port F. Port F is in tri-state mode when the PSD835G2
is not accessed by the microcontroller. Should the system address bus exceed sixteen
bits, Ports A, B or C may be used for additional address inputs.
43