PSD813F2 Datasheet

  • PSD813F2

  • FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 8-BIT MCU...

  • 1180.57KB

  • STMicroelectronics   STMicroelectronics

扫码查看芯片数据手册

上传产品规格书

PDF预览

PSD8XX Family
PSD835G2
The
PSD835G2
Functional
Blocks
(cont.)
9.4.6 Port D 鈥?Functionality and Structure
Port D has four I/O pins. See Figure 27. Port D can be configured to program one more of
the following functions:
t
MCU I/O Mode
t
CPLD Input 鈥?direct input to CPLD, no Input Micro鈬擟ells
Port D pins can be configured in PSDsoft as input pins for other dedicated functions:
t
PD0 鈥?ALE, as address strobe input
t
PD1 鈥?CLKIN, as clock input to the Micro鈬擟ells Flip Flops and APD counter
t
PD2 鈥?CSI, as active low chip select input. A high input will disable the
Flash/SRAM and CSIOP.
t
PD3 鈥?as DBE input from 68HC912
9.4.7 Port E 鈥?Functionality and Structure
Port E can be configured to perform one or more of the following functions (see Figure 28):
t
MCU I/O Mode
t
In-System Programming 鈥?JTAG port can be enabled for programming/erase of the
PSD8XX device. (See Section 9.6 for more information on JTAG programming.)
t
Open Drain 鈥?Port E pins can be configured in Open Drain Mode
t
Battery Backup features 鈥?PE6 can be configured as a Battery Input (Vstby) pin.
PE7 can be configured as a Battery On Indicator output
pin, indicating when Vcc is less than Vbat.
t
Latched Address Output 鈥?Provided latched address (A7-0) output
Figure 27. Port D Structure
DATA OUT
REG.
DATA OUT
D
WR
OUTPUT
MUX
Q
PORT D PIN
INTERNAL DATA BUS
READ MUX
P
D
B
DATA IN
OUTPUT
SELECT
DIR REG.
D
WR
Q
CPLD - INPUT
62

PSD813F2 PDF文件相关型号

PSD813F2V,PSD813F3,PSD813F3V,PSD813F4,PSD813F4V,PSD813F5,PSD813F5V,PSD833F2V,PSD854F2,PSD854F2V

PSD813F2相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!