CY7C68001 Datasheet

  • CY7C68001

  • IC,BUS CONTROLLER,SSOP,56PIN

  • 612.03KB

  • cypress

扫码查看芯片数据手册

上传产品规格书

PDF预览

FOR
FOR
CY7C68001
7.14.6
READY Bit 0
Setting this bit to a 1 enables an interrupt when the
SX2
has
powered on and performed an internal self-test.
to complete Endpoint 0 data transfers. For complete details,
refer to Section 5.0.
7.17
SETUP Register 0x32
7.15
DESC Register 0x30
This register address is used to write the 500-byte descriptor
RAM. The external master writes two bytes (four command
data transfers) to this address corresponding to the length of
the descriptor or VID/PID/DID data to be written. The external
master then consecutively writes that number of bytes into the
descriptor RAM in nibble format. For complete details, refer to
Section 4.0.
This register address is used to access the 8-byte set-up
packet received from the USB host. If the external master
writes to this register, it can stall Endpoint 0. For complete
details, refer to Section 5.0.
7.18
EP0BC Register 0x33
7.16
EP0BUF Register 0x31
This register address is used to access the 64-byte Endpoint
0 buffer. The external master can read or write to this register
This register address is used to access the byte count of
Endpoint 0. For Endpoint 0 OUT transfers, the external master
can read this register to get the number of bytes transferred
from the USB host. For Endpoint 0 IN transfers, the external
master writes the number of bytes in the Endpoint 0 buffer to
transfer the bytes to the USB host. For complete details, refer
to Section 5.0.
Document #: 38-08013 Rev. *E
Page 21 of 42

CY7C68001相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!